

950 Rittenhouse Rd., Norristown, PA 19403 - Tel.: 215/666-7950 - TLX 846-100 MOSTECHGY VAFG


MCS6520 PERIPHERAL ADAPTER

DESCRIPTION

The MCS6520 Peripheral Adapter is designed to solve a broad range of peripheral control problems in the implementation of microcomputer systems. This device allows a very effective trade-off between software and hardware by providing significant capability and flexibility in a low cost chip. When coupled with the power and speed of the MCS6500 family of microprocessors, the MCS6520 allows implementation of very complex systems at a minimum overall cost.

Control of peripheral devices is handled primarily through two 8-bit bi-directional ports. Each of these lines can be programmed to act as either an input or an output. In addition, four peripheral control/interrupt input lines are provided. These lines can be used to interrupt the processor or for "hand-shaking" data between the processor and a peripheral device.

- High performance replacement for Motorola/AMI/MOSTEK/Hitachi peripheral adapter.
- N channel, depletion load technology, single +5V supply.
- · Completely Static and TTL compatible.
- · CMOS compatible peripheral control lines.
- Fully automatic "hand-shake" allows very positive control of data transfers between processor and peripheral devices.



MCS6520 40 CAI VSS C 2 39 PAØ C CA2 3 38 IRQA PA1 IRQB 37 PA2 5 36 RSØ PA3 C PA4 6 35 RS1 7 34 RES PA5 8 33 DØ PA6 C 9 32 Dl PA7 31 PBO C 10 D2 PB1 C 11 30 **D3** 29 PB2 12 **D4** PB3 13 28 DS PB4 C 14 27 **D6** 15 26 PBS E **D7** 25 PB6 16 02 17 24 CSI PB7 CS2 23 CB1 18 CB2 19 22 CS 20 21 R/W V_{CC}

SUMMARY OF MCS6620 OPERATION

See MOS TECHNOLOGY Microcomputer Hardware Manual for detailed description of MCS8520 operation.

	_		CA1/CBI CONTROL
CRA	(CRB)	Active Transition	IRQA (IRQB)
Bit 1	Bit 0	of Input Signal*	Interrupt Outputs
. 0	0	negative	Disableremain high
0	1	negative	Enablegoes low when bit 7 in CRA (CRB) is set by active transition of signal on CA1 (CB1)
1	0	positive	Disableremain high
1	1	positive	Enableas explained above
*Note:	Bit 7 signa	of CRA (CRB) will be 1. This is independen	set to a logic 1 by an active transition of the CA1 (CB1) of the state of Bit 0 in CRA (CRB).

	24 (625	,	CA2/CB	2 INPUT MODES
_	CRA (CRB) 5 Bit 4 Bit 3		Active Transition of Input Signal*	IRQA (IRQS) Interrupt Output
0	0	0	negative	Disableremains high
0	0	1	negative	Enablegoes low when bit 6 in CRA (CRB) is set by active transition of signal on CA2 (CB2)
o	1	0	positive	Disableremains high
0	1	1	positive	Enableas explained above
*Note:	Bit 6 signa	of CRA	(CRB) will be set t s is independent of	o a logic 1 by an active transition of the CA2 (CB2) the state of Bit 3 in CRA (CRB).


	CRA	<u></u>	CA	2 OUTPUT MODES
Bit 5	Bit 4	Bit 3	<u>Mode</u>	Description
1	0	0	"Handshake" on Read	CA2 is set high on an active transition of the CA1 interrupt input signal and set low by a microprocessor "Read A Data" operation. This allows positive control of data transfers from the peripheral device to the microprocessor.
1	0	1	Pulse Output	CA2 goes low for one cycle after a "Read A Data" operation. This pulse can be used to signal the peripheral device that data was taken.
1	1	0	Menuel Output	CA2 set low
1	1	1	Manual Output	CA2 set high


			CB	2 OUTPUT MODES
	CLS			
Bit 5	Bit 4	Bit 3	Hode	Description
1	0	0	"Handshake" on Write	CB2 is set low on microprocessor "Write B Data" operation and is set high by an active transition of the CB1 interrupt input signal. This allows positive control of data transfers from the microprocessor to the peripheral device.
1	0	1	Pulse Output	CB2 goes low for one cycle after a microprocessor 'Write B' Data" operation. This can be used to signal the peripheral device that data is available.
1	1	0	Manual Output	CB2 set low
1	1	1	Manual Output	CB2 set high

Rating	Symbol	Value	Unie	
Supply Voltage	v _{CC}	-0.3 to +7.0	Vdc	This device contains circuitr
Input Voltage	Vin	-0.3 to +7.0	V _{dc}	to protect the inputs against damage due to high static
Operating Temperature Range	T _A	0 to +70	°C	voltages, however, it is advised that normal precaution
Storage Temporature Range	Tstg	-55 to +150	°c	of any voltage higher than maximum rated voltages to this
COLOR -				Circuit.

STATIC A C. C. C.			Ci FÇUİ	t.		
STATIC D.C. CHARACTERISTICS (VCC -	5.0 V · St. VSS · 0.	TA = 25	C unie	ss other	% 3.≪ -	ted)
Character		Symbol	Min		Max	Unit
Input High Voltage (Normal Operation	e leveles			- •		0.1.2.6
her nom Aditista [MOLEVI (Detative	(energy)	VIH.	+2.0	-	Vcc	Vdc
hac tutasuoid Aoifawa	Cevers,	ALF.	-0.3	-	•.1	Vdc
Input Leakage Current		YIT	0.8	-	2.0	Vdc
V _{in} = 0 to 5.0 Vdc		IIN				µAdc
R/W. Reset RSA PS1 CSA	SI (\$7 CA) COA		•	•1.0	+2.5	
THE COURSE COAL STATE LABOUR CHIPPENS	•	_		-	-	
(Vin = 0.4 to 2.4 Vdc, V- = mex)	04-07 004 007 cm	^I TS I				
Les males designed	PB-D1, PBB-PB1, CB2		-	+2.0	+10	uAdc
$(V_{IH} = 2.4 \text{ Vdc})$	PA#-PA7,CA2	I IH		-	-	2
Input Low Current	TABERAT, CA2	_	-100	-250	-	μAdc .
(V _{IL} = 0.4 Vdc)	PAØ-PA7,CA2	111				
Output High Voltage	TABERA, CAZ		-	-1.0	-1.6	s Adc
(VCC * min, least = -100 uAda)		VOH				
output Low Voltage			2.4	-	•	Vdc
(VCC = min, least = 1.6 mAdc)		VOL				
Output migh Current (Sourcine)			•	•	+0.4	Vdc
(VOH = 2.4 Vdc)		HOI				
(Vo = 1.5 Vdc, the current for driv	Ving other than		-100	-1000	-	uAdc
	PRA-DRY CRO		-1.0	-2.5	-	mAdc
occhar rom cartant (210k109)	109-107-1082	_				
(Vni * 0.4 Vdc)		lol .				
Output Leakage Current (Off Seasa)	TROS TROS	_	1.6	•	-	mAdc .
. one: Dissipation	INON, INOS	off	-	1.0	10	uAdc
Input Capacitance		PD	-	200	500	mid .
(V _{in} - 0, T _A = 25°C, f = 1.0 MHz)		Cin				₽F
DØ-D7, PAØ-PA7 PBØ-P	B7 CA3 CB3					•
R/W, Reset, RSØ, RS1, CS	# (S) (S)		-	-	10	
LALLEL 42	#,C31,C32,		-	-	7.0	
Output Capacitance			-	-	20	
$(V_{in} - 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$		Cout				
			•		10	₽₽

NOTE: Negative sign indicates outward current flow, positive indicates inward flow.





A.C. CHARACTERISTICS					
Read Timing Characteristics (Figure 1, Loading 130 pF and one TTL	load)				
Characteristics	Symbol	Min	Тур	Max	Unit
Delay Time, Address valid to Enable positive transition	TAEW	180	-	-	ns .
Delay Time, Enable positive transition to Data valid on bus	TEDR	•	-	395	n s
Peripheral Data Setup Time	TPDSU	300	-	-	ns
Data Bus Hold Time	THR	10	-	-	n.s
Delay Time, Enable negative transition to CA2 negative transition	TCA2	-	-	1.0	us
Delay Time, Enable negative transition to CA2 positive transition	TRSI	-			us
Rise and Fall Time for CA1 and CA2 input signals	tr,tf	•	-	1.0	uS
Delay Time from CA1 active transition to CA2 positive transition	TRS2		-	2.0	us
Rise and Fall Time for Enable input	tre,tfe	•	-	25	u\$
Write Timing Characteristics (Figure 2)					
Characteristics	Symbol	Min	Тур	Маж	Unit
	Symbol TE	Min 0.470			Unit us
Enable Pulse Width	-		-	25	
Enable Pulse Width Delay Time, Address valid to Enable positive transition	TE TAEW	0.470		2 5	μs
Enable Pulse Width Delay Time, Address valid to Enable positive transition Delay Time, Data valid to Enable negative transition Delay Time, Read/Write negative transition to Enable positive	TE	0.470 180	-	2 5 -	us ns
Enable Pulse Width Delay Time, Address valid to Enable positive transition Delay Time, Data valid to Enable negative transition Delay Time, Read/Write negative transition to Enable positive transition	TE TAEW TDSU TWE	0.470 180 300 130	-	2 5 -	us ns ns
Enable Pulse Width Delay Time, Address valid to Enable positive transition Delay Time, Data valid to Enable negative transition Delay Time, Read/Write negative transition to Enable positive transition Data Bus Hold Time	TE TAEW TDSU TWE	0.470 180 300 130	-	25	us ns ns
Enable Pulse Width Delay Time, Address valid to Enable positive transition Delay Time, Data valid to Enable negative transition Delay Time, Read/Write negative transition to Enable positive transition Data Bus Hold Time Delay Time, Enable negative transition to Peripheral Data valid	TE TAEW TOSU TWE THW TPDW	0.470 180 300 130		25	us ns ns ns
Enable Pulse Width Delay Time, Address valid to Enable positive transition Delay Time, Data valid to Enable negative transition Delay Time, Read/Write negative transition to Enable positive transition Data Bus Hold Time Delay Time, Enable negative transition to Peripheral Data valid Delay Time, Enable negative transition to Peripheral Data Valid, CMOS (Vor 30%) PAG-PA7, CA2	TE TAEW TDSU TWE THW TPDW TCMOS	0.470 180 300 130		25 - - 1.0 2.0	us ns ns ns ns
Enable Pulse Width Delay Time, Address valid to Enable positive transition Delay Time, Data valid to Enable negative transition Delay Time, Read/Write negative transition to Enable positive transition Data Bus Hold Time Delay Time, Enable negative transition to Peripheral Data valid Delay Time, Enable negative transition to Peripheral Data Valid, CMOS (V _{CC} - 30%) PAS-PA7, CA2 Delay Time, Enable positive transition to CB2 negative transition	TE TAEW TDSU TWE THW TPDW TCMOS	0.470 180 300 130		25 - - 1.0 2.0	us ns ns ns ns
Enable Pulse Width Delay Time, Address valid to Enable positive transition Delay Time, Data valid to Enable negative transition Delay Time, Read/Write negative transition to Enable positive transition Data Bus Hold Time Delay Time, Enable negative transition to Peripheral Data valid Delay Time, Enable negative transition to Peripheral Data Valid, CMOS (V _{CC} - 30%) PAG-PA7, CA2 Delay Time, Enable positive transition to CB2 negative transition Delay Time, Peripheral Data valid to CB2 negative transition	TE TAEW TDSU TWE THW TPDW TC40S	0.470 180 300 130		25 - - 1.0 2.0	us ns ns ns ns us us
Enable Pulse Width Delay Time, Address valid to Enable positive transition Delay Time, Data valid to Enable negative transition Delay Time, Read/Write negative transition to Enable positive transition Data Bus Hold Time Delay Time, Enable negative transition to Peripheral Data valid Delay Time, Enable negative transition to Peripheral Data Valid, CMOS (V _{CC} - 30%) PAG-PA7, CA2 Delay Time, Enable positive transition to CB2 negative transition Delay Time, Peripheral Data valid to CB2 negative transition	TE TAEW TDSU TWE THW TPDW TC40S	0.470 180 300 130		25 - - 1.0 2.0 1.5 1.0	us ns ns ns ns us us
Enable Pulse Width Delay Time, Address valid to Enable positive transition Delay Time, Data valid to Enable negative transition Delay Time, Read/Write negative transition to Enable positive transition Data Bus Hold Time Delay Time, Enable negative transition to Peripheral Data valid Delay Time, Enable negative transition to Peripheral Data Valid, CMOS (V _{CC} - 30%) PAS-PA7, CA2 Delay Time, Enable positive transition to CB2 negative transition	TE TAEW TDSU TWE THW TPDW TC40S	0.470 180 300 130 10 -		25 - - 1.0 2.0 1.5 1.0	us ns ns ns ns us us