

COMMODORE SEMICONDUCTOR GROUP

a division of Commodore Business Machines, Inc. 950 Rittenhouse Road, Notristown, PA 19403 • 215/666-7950 • TWX 510-660-4168

NMOS

6500 MICROPROCESSORS

THE 6500 MICROPROCESSOR FAMILY CONCEPT -

The 6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the 6500 group are software compatible within the group and are bus compatible with the M6800 product offering.

The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for the multi processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz, 2 MHz ("A" suffix on product numbers), 3 MHz ("B" suffix on product numbers), and 4 MHz ("C" suffix on product numbers) maximum operating frequencies.

FEATURES OF THE 6500 FAMILY

- Single +5 volt supply
- N channel, silicon gate, depletion load technology
- · Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type or speed memory

- 8 BIT Bi-directional Data Bus
- Addressable memory range of up to 65K bytes
- "Ready" input (for single cycle execution)
- Direct memory access capability
- Bus compatible with M6800
- · Choice of external or on-board clocks
- 1 MHz, 2 MHz, 3 MHz and 4 MHz operation
- On-the-chip clock options
 - External single clock input
 - · RC time base input
 - Crystal time base input
- · Pipeline architecture

MEMBERS OF THE 6500 MICROPROCESSOR (CPU) FAMILY

Microprocessors with On-Chip Clock Oscillator

Model	Addressable Memory
R6502	65K Bytes
R6503	4K Bytes
R6504	8K Bytes
R6505	4K Bytes
R6506	4K Bytes
R6507	8K Bytes

Microprocessors with External Two Phase Clock Inputs

 Model
 Addressable Memory

 R6512
 65K Bytes

 R6513
 4K Bytes


 R6514
 8 Bytes

 R6515
 4K Bytes

ORDER NUMBER MXS 65SS FREQUENCY RANGE NO SUFFIX = 1 MHz A = 2 MHz B = 3 MHz C = 4 MHz MODEL DESIGNATOR XX = 02.03.04....15 PACKAGE DESIGNATOR C = CERAMIC P = PLASTIC

COMMENTS ON THE DATA SHEET

The data sheet is constructed to review first the basic "Common Characteristics" — those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.



MAXIMUM RATINGS


RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	V _{cc}	-0.3 to + 7.0	Vdc
INPUT VOLTAGE	Vin	-0.3 to + 7.0	Vdc
OPERATING TEMPERATURE	F A	0 to + 70	C
STORAGE TEMPERATURE	TSTG	-55 to + 150	С

This device contains input protection against damage due to high static voitages or electric fields; however. precautions should be taken to avoid application of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS (Vcc = **5.0V** \pm **5%, Vss** = **0, T_A** = **0**° to + **70**° **C)** \varnothing . \varnothing ₂ (in) applies to 6512, 13, 14, 15; O (in) applies to 6502, 03, 04, 05, 06 and 07

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage Logic. Ø _{∪(in)} Ø₁. Ø _{∪(in)}	VIH	Vss + 2.4 Vcc - 0.2	_	Vcc Vcc + 1.0V	Vdc Vdc
Input High Voltage RES. NMI, RDY, IRQ, Data, S.O.		Vss + 2.0	_	_	Vdc
Input Low Voltage Logic, Ø _{., (In)} Ø _{.,} Ø _{., (in)} RES. NMI, RDY, IRQ, Data, S.O.	VIL	Vss - 0.3 Vss - 0.3	_ 	Vss + 0.4 Vss + 0.2 Vss + 0.8	Vdc Vdc Vdc
Input Leakage Current $ (V_{in} = 0 \text{ to } 5.25\text{V}. \text{ Vcc} = 5.25\text{V}) $ Logic (Excl. RDY, S.O.)	fin		_ _ _ _	2.5 100 10.0	μΑ μΑ μΑ
Three State (Off State) Input Current (V _{in} = 0.4 to 2.4V, Vcc = 5.25V) Data Lines	ITSI	_	_	10	Αu,
Output High Voltage (IOH = -100,uAdc, Vcc = 4.75V) SYNC, Data, A0-A15, R/W	VOH	Vss + 2.4	_	_	Vdc
Out Low Voltage (I _{OL} = 1.6mAdc, Vcc = 4.75V) SYNC, Data, A0-A15, R/W	VOL	_		Vss + 0.4	Vdc
Power Supply Current	lcc		70	160	mA
Capacitance (V _{IN} = 0, T _A = 25 C, I = 1 MHz) Logic Data A0-A15, R/W, SYNC	C C _{in} C _{out}	_ _ _		10 15 12	pF
Ø _{. (in)} Ø. Ø _.	CØ _{J (in)} CØ ₁ CØ_	_ _ _	- 30 50	15 50 80	

Note: IRQ and NMI requires 3K pull-up resistors.



1 MHz TIMING

2 MHz TIMING

Electrical Characteristics: (Vcc = 5V \pm 5%, Vss = 0 V, T_A = 0°-70°C) Minimum clock frequency = 50 KHz

CLOCK TIMING — 6502, 03, 04, 05, 06, 07

1201, 00, 00, 00, 07	
CHARACTERISTIC	SYMBOL
Cycle Time	TCYC
Ø _{0 (IN)} Pulse Width (measured at 1.5v)	PWHØ ₀
Ø _{0 (1N)} Rise. Fall Time	TRØ0, TFØ0
Delay Time between Clocks (measured at 1.5v)	T_D
Ø _{1 (OUT)} Pulse Width (measured at 1.5v)	PWHØ ₁
Ø _{2 (OUT)} Pulse Width (measured at 1.5v)	PWHØ ₂
Ø ₁ (OUT). Ø _{2 (OUT)} Rise. Fall Time (measured .0v to 2.0v) (load ½ 30 pf ½ 1 TTL)	T _R , T _F

MIN.	TYP.	MAX.
1000		_
460		520
	_	10
5		_
PWHØ _{OL} -20		PWHØ _{OL}
PWHØ _{OH} -40	_	PWHØOH-10
	_	25

MIN.	TYP.	MAX.	UNITS
500		_	ns
240	_	260	ns
_		10	ns
5	_		ns
PWHØ _{OL} -20	_	PWHØ _{OL}	ns
PWHØ _{OH} -40	_	PWHØ _{OH} -10	ns
	-	25	ns

CLOCK TIMING — 6512, 13, 14, 15

CHARACTERISTIC	SYMBOL
Cycle Time	TCYC
Clock Pulse Width Ø1 (Measured at V _{CC} -02V) Ø2	PWH Ø1 PWH Ø2
Fall Time, Rise Time (Measured from 0.2v to V _{CC} -0.2V)	T _F , T _R
Delay Time between Clocks (Measured at 0.2 V)	TD

MIN	TYP.	MAX.
1000	_	
430 470	_	_
_		25
0	-	

			_
MIN.	TYP.	MAX.	UNITS
500	_	_	ns
215 235	_	_	ns
_	_	15	ns
0		_	ns

READWRITE TIMING (LOAD = ITTL)

CHARACTERISTIC	SYMBOL
Read/Write Setup Time from 6500	TRWS
Address Setup Time from 6500	TADS
Memory Read Access Time	TACC
Data Stability Time Period	T _{DSU}
Data Hold Time — Read	THR
Data Hold Time — Write	T _{HW}
Data Setup Time from 6500	TMDS
S.O. Setup Time	T _{S.O.}
SYNC Setup Time from 6500	TSYNC
Address Hold Time	T_{HA}
R/W Hold Time	THRW
RDY Setup Time	TRDY

MIN.	TYP.	MAX.
_	100	300
_	100	300
_	_	575
100	_	_
10	_	_
30	60	
_	150	200
100	_	_
_	_	360
30	60	_
30	60	
100	- }	_
		I

TYP.	MAX.	UNITS
100	150	ns
100	150	ns
_	300	ns
_	_	ns
	_	ns
60	_	ns
75	100	ns
	_	ns
-	175	ns
60		ns
60		ns
- [-	ns
	100 100 — — 60 75 — 60	100 150 100 150 — 300 — — 60 — 75 100 — — — 175 60 —

3 MHz TIMING

4 MHz TIMING (1)

Electrical Characteristics: (Vcc = 5V \pm 5%, Vss = 0 V, TA = 0-70 C) Minimum clock frequency = 50 KHz

CLOCK TIMING — 6502, 03, C4, 05, 06, 07

CHARACTERISTIC	SYMBOL
Cycle Time	TCYC
Ø _{0 (IN)} Pulse Width (measured at 1.5v)	PWHØ ₀
Ø _{0 (IN)} Rise, Fall Time	TR ϕ_0 , TF ϕ_0
Delay Time between Clocks (measured at 1.5v)	TD
Ø _{1 (OUT)} Pulse Width (measured at 1.5v)	PWHØ₁
Ø _{2 (OUT)} Pulse Width (measured at 1.5v)	PWH Ø 2
Ø ₁ (ОUT), Ø ₂ (ОUT) Rise, Fall Time (measured .8v to 2.0v) (Load ½ 30pf ½ 1 TTL)	T _R , T _F

MIN.	TYP.	MAX.
333	_	_
180	_	170
-	_	10
5	_	-
PWHØ _{OL} -20		PWHØ _{OL}
PWHØ _{OH} -40	_	PWHØ _{OH} -10
_	_	25
	į	

MIN.	TYP.	MAX.	UNITS
250	_	_	ns
123	_	127	ns
_	_	10	ns
5	_		ns
PWHØ _{OL} -20	_	PWHØ _{OL}	ns
PWHØ _{OH} -40	·	PWHØOH-10	ns
_	_	25	ns

CLOCK TIMING — 6512, 13, 14, 15

CHARACTERISTIC	SYMBOL
Cycle Time	TCYC
Clock Pulse Width Ø1 (Measured at V _{CC} -0.2v) Ø2	PWH Ø1 PWH Ø2
Fall Time, Rise Time (Measured from 0.2v to V _{CC} -0.2v)	T _F , T _R
Delay Time between Clocks (Measured at 0.2v)	т _D

MIN.	TYP.	MAX.	MIN.
333	-		250
150 160	_	-	120 125
_	_	15	-
0	_	_	0

_	MIN.	TYP.	MAX.	UNITS
	250	_	_	ns
	120 125	-	-	ns
	_	_	15	ns
	0	_	_	ns

READ/WRITE TIMING (LOAD = ITTL)

CHARACTERISTIC	SYMBOL
Read/Write Setup Time from 6500	TRWS
Address Setup Time from 6500	TADS
Memory Read Access Time	TACC
Data Stability Time Period	TDSU
Data Hold Time — Read	THR
Data Hold Time — Write	THW
Data Setup Time from 6500	TMDS
S.O. Setup Time	TS.O.
SYNC Setup Time from 6500	TSYNC
Address Hold Time	T _{HA}
R/W Hold Time	THRW
RDY Setup Time	TRDY

			_				
MIN.	TYP.	MAX.		MIN.	TYP.	MAX.	UNITS
_	80	110		_	80	85	ns
	80	125		_	80	85	ns
	_	170		_	_	115	ns
50	_	_		40		_	ns
10	_	_		5	_	_	ns
10	_	_		10	-	_	ns
_	70	100		_	70	90	ns
50	_			40	_	-	ns
_	l –	120		_	-	100	ns
10	30	_		10	30	_	ns
10	30	_		10	30	_	ns
	-	15		_	_	15	ns

(1) 4 MHz timing for 6503-6515 is preliminary.

6500 SIGNAL DESCRIPTION

Clocks (Ø1, Ø2)

The 651X requires a two phase non-overlapping clock that runs at the Vcc voltage level. The 650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled.

Address Bus (A₀-A₁₅)

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pf.

Data Bus (D₀-D₇)

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pf.

Data Bus Enable(DBE)

This TTL compatible input allows external control of the tri-state data output buffers and will enabel the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two (\mathcal{Q}_2) clock, thus allowing data output from microprocessor only during \mathcal{Q}_2 . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low.

Ready (RDY)

This input signal allows the user to single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one (\mathcal{O}_1) and up to 100ns after phase two (\mathcal{O}_2) will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two (\mathcal{O}_2) in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If Ready is low during a write cycle, it is ignored until the following read operation.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A 3K external resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt (NMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor. NMi is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for IRQ will be performed, regardless of the interrupt mask flag status. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMI}}$ also requires an external 3K $\,$ register to Vcc for proper wire-OR operations.

Inputs $\overline{\text{IRQ}}$ and $\overline{\text{NMI}}$ are hardware interrupt lines that are sampled during \mathcal{O}_2 (phase 2) and will begin the appropriate interrupt routine on the \emptyset_1 (phase 1) following the completion of the current instruction.

Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of \emptyset_1 .

SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during \emptyset_1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the \emptyset_1 clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control. After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and (SYNC) signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

ADDRESSING MODES

ACCUMULATOR ADDRESSING — This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESSING — In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING — In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

ZERO PAGE ADDRESSING — The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING — (X, Y indexing) — This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEX ABSOLUTE ADDRESSING — (X, Y indexing) — This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

IMPLIED ADDRESSING — In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING — Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is - 128 to + 127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING — In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING — In indirect indexed addressing (referred to as [Indirect. Y]), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT — The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

INSTRUCTION SET - ALPHABETIC SEQUENCE

ADS	Add Memory to Accumulator with Carry
AND	"AND" Memory with Accumulator
ASL	Shift left One Bit (Memory or Accumulator)
BCC BCS BEQ BIT BMI BNE BPL BPL BVC BVS	Branch on Carry Clear Branch on Carry Set Branch on Result Zero Test Bits in Memory with Accumulator Branch on Result Minus Branch on Result not Zero Branch on Result Plus Force Break Branch on Overflow Clear Branch on Overflow Set

CLC	Clear Carry Flag
CLD	Clear Decimal Mode
CLI	Clear Interrupt Disable Bit
CLV	Clear Overflow Flag
CMP	Compare Memory and Ac

CMP Compare Memory and Accumulator CPX Compare Memory and Index X CPY Compare Memory and Index Y

DEC Decrement Memory by One DEX Decrement Index X by One DEY Decrement Index Y by One

EOR "Exclusive or" Memory with Accumulator

INC Increment Memory by One INX Increment Index X by One INY Increment Index Y by One

JMP Jump to New Location


JSR Jump to New Location Saving Return Address

LDA Load Accumulator with Memory Load Index X with Memory LDX LDY Load Index Y with Memory Shift One Bit Right (Memory or Accumulator) LSR NOP No Operation "OR" Memory with Accumulator ORA Push Accumulator on Stack PHA PHP Push Processor Status on Stack Puil Accumulator from Stack PLA PLP Pull Processor Status from Stack ROL Rotate One Bit Left (Memory or Accumulator) Rotate One Bit Right (Memory or Accumulator) Return from Interrupt RTS Return from Subroutine SBC Subtract Memory from Accumulator with Borrow SEC Set Carry Flag SED Set Decimal Mode SEI Set Interrupt Disable Status STA Store Accumulator in Memory STX Store Index X in Memory STY Store Index Y in Memory TAX Transfer Accumulator to Index X Transfer Accumulator to Index Y TAY TSX Transfer Stack Pointer to Index X Transfer Index X to Accumulator TXA

Transfer Index X to Stack Register

Transfer Index Y to Accumulator

TXS




INSTRUCTION SET-OP CODES, Execution Time, Memory Requirements


			INSTRUCTIONS	ſ	134341	DIATE	AB:	SOLUT	E 2	ERO P	NGE	AC	CUM.		MPLIE	0	ĮM	ID. X)	Т	[IMD]	. Y	7.	PAGE.	X	A	15. X	T	ABS	Y	1	ELAT	VE.	iN	IDIREC	т [Z. PA	AGE. Y		COL	NDIT	TON	C00	JES	
M	NEMON	IC	OPERATION	İ	OP :	1 =	CP	41	# ()	P N	=	CP	Ŋ a	OP	11	= 0	90	r ₁	= 0	F 1	=	ОP	N	п	OP	F2	# C	P.	1 =	OF	N	::	OP.	N	= (CP 1	U] =	a !	f4 2	2 (5 1) V	٦
	D	С	A - M - C → A	-: -	69	2 2	60	-1	3 6	3	2	Ħ	T			T	61	ñ	5 7	. 5	2	75	4	2	70	3	3 7	9	: 3	T	T	T		П	T		T	٦,	, ,		-	-		٦
<u>.</u>	¥1	E.	a · ₩ → a	1	29	2 2	20	4	3 2	3	2			ı	1		21	A.	2 3	1 5	3	35	4	2	30	4	3 3	۔ او	1 3	1			1				ı	,				-		.
À	9	1	C - 7 0 - 2				0E	ĉ	3 0	5 5	2	QΑ	3 .					-		1	1	16	6		٠£	-	3				1				ŀ			١,		٠	-			
8	С	С	BRANCH ON C @	2								1	-			İ	- 1	- }			1	1			- 1	1				oc	2	2		1		-	-	-	-					.
8	С	S	BRANCH ON C - 1	·2·																	1					-	- [1	В€	2	2												
- 5	E	0	BRANCH ON Z + 1	:2	T	T				T	T	П	Т	1				1	T									Т	Ī	F 6	2	2		П		\top	Т	П						1
9	1	7	AXM				20	4	3 2	: 3	18							- 1	1										ļ									r,	Vig →				- M	4
8	M	1	BRANCH ON N 11	12														- 1	1			ļ								36	2	2					- 1	- 1				-		.
-	Ν	F	BRANCH-DN Z 0	(2)	ł				1	1	1						-		- 1	1	İ	1				- {		ļ		₽Ø	2	2						- }-						٠
ē	Р	_	BRANCHON N. Ø	(2)								1							ĺ							1				.6	2	2	Ĺ					\perp						
8	E								Т	Т	П		T	00	7	,		T	П	T	Т					- [Ī	}						- 1	-		- 1	1 -		
9	¥	Ç	BRANCH ON V + 0	.2								H						- [ĺ						1		50	2	2	1											.
8	2	5	BRANCH ON V 1	21						1											1						- 1			70	1	î.						- -						.
- :		C	P → C		l				1	Ì	1			18	2					1	-							-				-						-		- (0 .			.
1.	£.	0	∂ → C									11	- 1	08	2	1														1.		L				\perp	\perp	\perp				- 0	<u> </u>	-
J	-		0 →				Г				Г	П		58	2	,					1					ı		1	1	1	ì		1	1		П	- 1	1			- 4	0 -		-
2	į.	4	₹ → :									П		88	2	•	l	1												1									-	-			- €	1
1.5	M	P	4 - M	:	C9	2 2	ge.	4	3 (5 3	2	H		1	1		C*	ê	2	1 5	2	05	-4	2	DO.	4	3 /	9	4 3			İ			H		-	ŀ		, ,				-
1.0	Þ	•	r = M		ΕØ		1	1 1	3 €	- 1								ı	1	-	1								+			ŀ] '			-	١,	٠ ،					٠
- 0	£		4 = M		େହ	2 2	CC	4	3 C	4 3	2	Ш		1	_				\perp	1	\perp	L					_	_		L	1	1	↓_	1		\dashv	\downarrow	4		٠ ،	<u>, </u>			4
	Ę	0	V = 1 → V		I		CF	5	3 0	6 5	2		Ì					ļ		ł		06	6	2	DE	7	3		1	1	1		1	'	1	П		- 1						-
	F		1 = 1 → 1						ŀ			1		CX	1	,		1			1	1	İ	ļ			ı	1	ļ	1	-					П		-	٠ ١	٠	-			-
2:	E	-	+ - ' → Y							ı		ΙÍ		88	2	1		- 1			1															П		-						1
E	0		i ti⇒a	1.	40	2 2	1	: 1		- 1		Н					41	F	?	1 5	3	1		1			3 6	ş <u>e</u> .	4 3	1						ı l		- [٠,	•				1
	*1	C	$\Delta = z \rightarrow \Delta$				EE	6	3 E	6 5	2	Ш		_			L		_	_	1	F6	6	2	FF	7	3	4	1	1	\perp	1	4	╄		\vdash	\rightarrow	-	<u> </u>		_			4
	51	,	→ .								1		ĺ	- 1	5	,			- 1		-	ļ	1					ļ	ì							Н			٠,	,			-	-
	14		* + ' → '						İ					C 6	2	1												1	ı			ĺ							•	•	-			-
j	1.1	5	JUME TO NEW LOC						3	1	İ							1											-				60	-	3			- 1	-	-	-		-	
	5	R	LUMP SUB					.)	3																													- 1		-			-	-
	Э	j.	₩ → #	.1	49	2 2	40	4	3 /	s 3	12	1 1	- 1	1	1		A1	6	.? !	31 6	2	B5	4	10	80	4	3 8	39	4 1		1	L	\perp			Ш			•	•	_	• •		-

					MME	DIATE	A	BSOL	UTE	1	EAO I	PAGE	T	ACCU	M	Ti	MPLIE	0	F	IND.	X)		(14D)	γ.	Z	PAGE	Ι.Χ.		ABS.	X	Τ	ABS.	Y		ELAT			IND19				6E. Y	_		ONC		_	_	_	÷
MNE	MONI		OPERATION	- 0	; ·	. :	7.0	۲,	=	ि	1.	T	()	1:	=	(E	1	:	CV.	1.	::	ĢE	٠.	3	ΩF	N	н	^£	1	=	OF.	٠.	ß	αp	1:] =	C	P 1	1 =	: 1	b .	; ;	1	٠,	Z	- (ŗ	
_	<u> </u>	Υ.	V → v	A.	2 3	2	ΔE	4	3	AF	3	13	T	\top	Т		Г			1-			T	Ī	İ	Ī	Π	Γ	T		BE	4	3		Γ	Τ		T	Т	b	ĥ -	٠ -	١.	٠	٠	-		-		-
£ !	0		M → r	A	0 3	2 2	AC.	4	3	Ad	3	2	1						l				-		84	4	2	80	4	3				1			1			1			1	٠	٠	-		-	-	-
	S	B	0-+7 0-+C				÷Ε	6	3	46	5	2	47	: 2	1.										Sti	6	2	5E	7	3	1		-		1		1							Ø	٠	٠		-	-	-
	0	D	NO OPERATION					ĺ		ł						FA	2	,								1									1		ı		-		1	1	-		-	-		-	-	-
	R	4	$A : V \rightarrow \Delta$	05	9 3	2 3	OC.	1.1	3	05	3	10		1					0:	6	3		1.	12	15	4	2	1.0	4	3	1.0	1	3	-					L		1		_		٠	-			_	
٥	ч -	4	4→11 5.1→5	Ť	T	1	†	1	T		T	\top		T		48	3	•	1	Т		T	T	1	Γ	Т	Π	Γ	Ī	Ī	П	Τ	Τ	ī	Т	Ţ	Τ	Т	T					-	-	-		-	-	-
3	₩.	p	6→10: 5-1→5	ļ						İ			1		1	08	3	1			1						İ			1			1				1			1	-		İ	~	-	-		-		-
2			9 - 1 → 9 11 → 4								ı					68	4				ŀ																						-	٠	٠	-		-	-	
p		27	9 - 1 - 3 - 11 - 41 - 42	1												28	4	,				1		İ	1	1									1	1							-		ıΑ	ES	TO	RE:	٥.	
5	-		F 3+ 5-				25	5	2	26	5	2	100	12	1.						ŀ				36	ĥ	2	36	12	3	-					1								٠	٠	٠		-	-	_
-	-		-C-7-0-	+	Ť	Ť	65	6	13	66	1 5	13	64	1 2		\top			T	T	T		T	1	76	6	2	79	-	3	Т	T	Ī		Ī	Т	T	T	T	T	Т	T		,	,	٠		-	-	
S	-		PTRY, (), T					1		1	1		1			40	ñ	١.		İ	ı													1			ŀ				-	-			F	ES	TO	PΕ	D	
E	r	S	ATAL SUB		-							-				60	5												l								Ì				1	1		-	-	-		-	-	-
ŝ	5		a M5⇒4 1	E	9.	: 2	ED	4	3	8.5	3	2		1	1				Ĺ٠	6	2	٤.	i.	2	F	4	2	F	1	3	Få	a la	3	1									-	٠	٠	٠,3	P	-	-	٠
5	e e	2	- → :				1		-						1	38	2				-			1								}	1					ĺ		İ	İ			-	-	7		-	-	-
G.	F	-	. → 6	-			Į		1				-			F 4	2	1							1	1									L	1		1.					\perp	~	_	-			1	_
9	E		· - ·	1	+	\top	Ť	Ť	T	\top	Τ	T	T	T		78	7	·	Г	T	T		Τ	Т	T	T			T	Т	Т	Т	Τ		Τ							-	- 1	-	-	-		:	-	
ŝ	-	۵	$\lambda \rightarrow U$				90	3	3	85	3	2						l	a.	6	2	91	6	2	95	4	2	90	5	3	90	1 5	3	1		1		1				- [-		-		-	-	
S	-	A	< → ₩		ļ		ōΕ	4	3	86	3	0				1		1													}					1	ļ	İ	1	9	*6	4	2	-	-	-	-	-	-	
S	-		$\tau \rightarrow V$		-		80	4	3	84	: 3	2									l				94	4	2								ĺ	-				-	ı		ı	-	-	-	-	-	-	
Ť	A	X	$A \rightarrow x$													AΑ	2	1									1_						L	L			\perp	\perp	\perp	\perp	\perp	_	_	٠_	٠	_	_	_	_	_
Ŧ	Ą	٧	å → *	\top	Ť	\top	1	1	1	Τ	T	T	T	Τ		A8	2	1					Γ				ſ			[1	İ						-	ĺ	ı	٠	٠	-	-	-	-	
7	S	×	S → •													ВА	2	1			1							1					İ			1	-			1			-	٠	٠	-	-	-	-	٠
+	¥.	Δ	7 → 4					1				İ				A8	2	,						1												1	ĺ				1	1	-	٠	٠	-	-	-	-	٠
7	×	S	< → S										1			94	2	1										1							1	1		- [ı	- 1	-	-	-	-	-	-	
Ţ	Y	A	$Y \rightarrow A$					l							1	98	2	1	L	L	1	\perp	Ĺ	1	L		L	1	L		\perp			L	1	┙		ᆚ	\perp	\perp	┙			٠	٠		-	_	_	_
(†) (2)	AD.	D 1 T	DIN" IF PAGE BOUNDRY IS CROSS OF IN IF BRANCH OCCURS TO SAN	AE P.	AGI		-				IÈ.	IDE)	×Υ	ı ^T.										- -	:	ADD SUB	THA	C7				٧.			CLU	TE)				r n) C			S			

- ADD 110-11 II BRANCH OCCURS TO SAME PAGE ADD 2 TO INF BRANCH OCCURS TO SIFERENT PAGE CARRY NOT-BORROW IF IN DECIMAL MODE 2 FLAG IS INVALID ACCUMULATOR MUST BE CHECKED FOR ZERO RESULT
- ACCUMULATOR
 MEMORY PER EFFECTIVE ADDRESS
 MEMORY PER STACK TYDINTER
- - - NOT MODIFIED MEMORY BIT 7 MEMORY BIT 6

Note: Commodore Semiconductor Group cannot assume liability for the use of undefined OP Codes






6506-28 Pin Package

Features of 6506


- 4K Addressable Bytes of Memory (A0-A11)
- On-the-chip Clock
- ÎRQ Interrupt
- Two phase output clock for timing of support chips
- 8 Bit Bidirectional Data Bus



6507-28 Pin Package

Features of 6507


- 8K Addressable Bytes of Memory (A0-A12)
- On-the-chip Clock
- RDY Signal
- 8 Bit Bidirectional Data Bus



6512-40 Pin Package

Features of 6512


- 65K Addressable Bytes of Memory (A0-A15)
- IRQ Interrupt
- NMI Interrupt
- RDY Signal
- 8 Bit Bidirectional Data Bus
- SYNC Signal
- Two phase clock input
- Data Bus Enable



6513-28 Pin Package

Features of 6513


- 4K Addressable Bytes of Memory (A0-A11)
- Two phase clock input
- IRQ Interrupt
- NMI Interrupt
- 8 Bit Bidirectional Data Bus



6514-28 Pin Package

Features of 6514

- 8K Addressable Bytes of Memory (A0-A12)
- Two phase clock input
- IRQ Interrupt
- 8 Bit Bidirectional Data Bus



6515-28 Pin Package

Features of 6515

- 4K Addressable Bytes of Memory (A0-A11)
- Two phase clock input
- IRQ Interrupt
- RDY Signal
- 8 Bit Bidirectional Data Bus

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICONDUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.