

R650X and R651X Microprocessors (CPU)


DESCRIPTION

The 8-bit R6500 microprocessor devices are produced with N-channel, silicon gate technology. Performance speeds are enhanced by advanced system architecture. This innovative architecture results in smaller chips—the semiconductor threshold is cost-effectivity. System cost-effectivity is further enhanced by providing a family of 10 software-compatible microprocessor (CPU) devices, described in this document. Rockwell also provides single chip microcomputers, memory and peripheral devices—as well as low-cost design aids and documentation.

Ten CPU devices are available. All are software-compatible. They provide options of addressable memory, interrupt input, on-chip clock oscillators and drivers. All are bus-compatible with earlier generation microprocessors like the M6800 devices.

The R650X and R651X family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for multiprocessor system applications where maximum timing control is mandatory. All R6500 microprocessors are also available in a variety of packaging (ceramic and plastic), operating frequency (1 MHz, 2 MHz and 3 MHz) and temperature (commercial and industrial) versions.

ORDERING INFORMATION



FEATURES

- · N-channel, silicon gate, depletion load technology
- 8-bit parallel processing
- 56 instructions
- · Decimal and binary arithmetic
- · Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt request
- Non-maskable interrupt
- · Use with any type of speed memory
- 8-bit bidirectional data bus
- · Addressable memory range of up to 64K bytes
- · "Ready" input
- Direct Memory Access capability
- . Bus compatible with M6800
- 1 MHz, 2 MHz, and 3 MHz versions
- · Choice of external or on-chip clocks
- On-chip clock options
 - External single clock input
 - —Crystal time base input
- Commercial and industrial temperature versions
- Pipeline architecture
- Single +5V supply

R6500 CPU FAMILY MEMBERS

Microproce	ssors with Internal T	wo Phase Clock Generator
Model	No. Pins	Addressable Memory
R6502	40	64K Bytes
R6503	28	4K Bytes
R6504	28	8K Bytes
R6505	28	4K Bytes
R6506	28	4K Bytes
R6507	28	8K Bytes
Micropro	cessors with Externa	Two Phase Clock Input
Model	No. Pins	Addressable Memory
R6512	40	64K Bytes
R6513	28	4K Bytes
R6514	28	8K Bytes
R6515	28	4K Bytes

INTERFACE SIGNAL DESCRIPTIONS

CLOCKS (Ø1. Ø2)

The R651X requires a two phase non-overlapping clock that runs at the V_{CC} voltage level. The R650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled.

ADDRESS BUS (A0-A15)

The address line outputs access data in memory device locations or cells, access data in I/O device registers and/or effect logical operations in I/O or controller devices depending on system design. The addressing range is determined by the number of address lines available on the particular CPU device. The R6502 and R6512 can address 64K bytes with a 16-bit address bus (A0-A15); the R6504, R6507, and the R6514 can address 8K bytes with a 13-bit address bus (A0-A12); and the R6503, R6505, R6506, R6513, and R6515 can address 4K bytes with a 12-bit address bus (A0-A11). These outputs are TTL-compatible and are capable of driving one standard TTL load and 130 pF.

DATA BUS (D0-D7)

The data lines (D0-D7) form an 8-bit bidirectional data bus which transfers data between the CPU and memory or peripheral devices. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pF.

DATA BUS ENABLE (DBE, R6512 ONLY)

The TTL-compatible DBE input allows external control of the tristale data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE is driven by the phase two (Ø2) clock, thus allowing data output from microprocessor only during Ø2. During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low.

READY (RDY)

The Ready input signal allows the user to halt or single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one (Ø1) will halt the microprocessor with the output address lines reflecting the current address being fetched. If Ready is low during a write cycle, it is ignored until the following read operation. This condition will remain through a subsequent phase two (Ø2) in which the Ready signal is low. This feature allows microprocessor interfacing with the low speed PROMs as well as Direct Memory Access (DMA).

INTERRUPT REQUEST (IRQ)

The TTL level active-low IRQ input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Processor Status Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register

are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts can occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A 3K! external resistor should be used for proper wire-OR operation.

NON-MASKABLE INTERRUPT (NMI)

A negative going edge on the NMI input requests that a non-maskable interrupt sequence be generated within the micro-processor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for $\overline{\text{IRO}}$ will be performed, regardless of the state interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

NMI also requires an external 3K() register to V_{CC} for proper wire-OR operations.

Inputs IRQ and NMI are hardware interrupts lines that are sampled during Ø2 (phase 2) and will begin the appropriate interrupt routine on the Ø1 (phase 1) following the completion of the current instruction.

SET OVERFLOW FLAG (SO)

A negative going edge on the SO input sets the overflow bit in the Processor Status Register. This signal is sampled on the trailing edge of 01 and must be externally synchronized.

SYNC


The SYNC output line identifies those cycles in which the micro-processor is doing an OP CODE fetch. The SYNC line goes high during \$1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the \$1 clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.


RESET (RES)

The active low RES resets, or starts, the microprocessor from a power down or restart condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag is set and the microprocessor loads the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After V_{CC} reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and SYNC signals become valid.





28 | RES 27 | \$\phi_2\$ (IN) 26 | R/W 25 | D0 24 | D1 23 | D2 R6513 22 | D3 21 | D4 20 | D5 10 | 19 | D6 11 | 18 | D7 17 | A11 A11 vss 🗖 **R6513 FEATURES** φ, (IN) cm IÃO C • 4K addressable bytes of memory (A0-A11) NMI C · Two phase clock input vcc = • IRQ interrupt A0 🗆 6 A1 🗖 7 • NMI interrupt A2 | B • 28-pin DIP A3 🗀 9 A4 🖂 10 A5 🖂 11 17 A11 16 A10 A6. [12 A7 🗖 13 A8 🗖 14 15 🗀 A9 28 RES vss 🗀 27 | φ₂ (IN) 26 | PI/W φ₁ (IN) ☐ 2 IRO C 3 **R6514 FEATURES** • 8K addressable bytes of memory (A0-A12) · Two phase clock ir put IRQ interrupt • 28-pin DIP A7 - 2 12 A8 2 13 17 A12 16 A11 15 A10 Α9 **二**14 28 ΠΕS 27 Φ₂ (IN) 26 ΠΕ/W 25 ΠΟ vss 🗖 1 RDY C φ1 (IN) C **R6515 FEATURES** INO □ 24 0 01 vcc 🗂 5 4K addressable bytes of memory (A0-A11) 23 02 A0 🗖 6 Two phase clock input A1 07 R6515 22 1 D3 A2 🗆 8 • IRQ interrupt 21 04 A3 🗖 9 20 DB RDY signal A4 | 10 A5 | 11 A6 | 12 A7 | 13 19 🗀 D6 18 D7 17 A11 16 A10 15 A9 • 28-pin DIP **8**A

FUNCTIONAL DESCRIPTION

The internal organization of all R6500 CPUs is identical except for some variations in clock interface, the number of address output lines, and some unique input/output lines between versions.

CLOCK GENERATOR

The clock generator develops all internal clock signals, and (where applicable) external clock signals, associated with the device. It is the clock generator that drives the timing control unit and the external timing for slave mode operations.

TIMING CONTROL

The timing control unit keeps track of the instruction cycle being monitored. The unit is set to zero each time an instruction fetch is executed and is advanced at the beginning of each phase one clock pulse for as many cycles as is required to complete the instruction. Each data transfer which takes place between the registers depends upon decoding the contents of both the instruction register and the timing control unit.

PROGRAM COUNTER

The 16-bit program counter provides the addresses which step the microprocessor through sequential instructions in a program.

Each time the microprocessor fetches an instruction from program memory, the lower byte of the program counter (PCL) is placed on the low-order bits of the address bus and the higher byte of the program counter (PCH) is placed on the high-order 8 bits. The counter is incremented each time an instruction or data is fetched fromprogram memory.

INSTRUCTION REGISTER AND DECODE

Instructions fetched from memory are gated onto the internal data bus. These instructions are latched into the instruction register, then decoded, along with timing and interrupt signals, to generate control signals for the various registers.

ARITHMETIC AND LOGIC UNIT (ALU)

All arithmetic and logic operations take place in the ALU including incrementing and decrementing internal registers (except the program counter). The ALU has no internal memory and is used only to perform logical and transient numerical operations.

ACCUMULATOR

The accumulator is a general purpose 8-bit register that stores the results of most arithmetic and logic operations, and in addition, the accumulator usually contains one of the two data words used in these operations.

INDEX REGISTERS

There are two 8-bit index registers (X and Y), which may be used to count program steps or to provide an index value to be used in generating an effective address.


When executing an instruction which specifies indexed addressing, the CPU fetches the op code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Pre- or post-indexing of indirect addresses is possible (see addressing modes).

STACK POINTER

The stack pointer is an 8-bit register used to control the addressing of the variable-length stack on page one. The stack pointer is automatically incremented and decremented under control of the microprocessor to perform stack manipulations under direction of either the program or interrupts (NMI) and IRQ). The stack allows simple implementation of nested subroutines and multiple level interrupts. The stack pointer should be initialized before any interrupts or stack operations occur.

PROCESSOR STATUS REGISTER

The 8-bit processor status register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU.



R650X and R651X Internal Architecture


INSTRUCTION SET

The R6500 CPU has 56 instruction types which are enhanced by up to 13 addressing modes for each instruction. The

Accumulator, index registers, Program Counter, Stack Pointer and Processor Status Register are illustrated below.

Alphabetic Listing of Instruction Set

Mnemonic	Function	Mnemonic	Function
ADC	Add Memory to Accumulator with Carry	JMP	Jump to New Location
AND	"AND" Memory with Accumulator	JSR	Jump to New Location Saving Return Address
ASL	Shift Left One Bit (Memory or Accumulator)		Tank to the transfer of the tr
1	·	LDA	Load Accumulator with Memory
BCC	Branch on Carry Clear	LDX	Load Index X with Memory
BCS	Branch on Carry Set	LDY	Load Index Y with Memory
BEQ	Branch on Result Zero	LSR	Shift One Bit Right (Memory or Accumulator)
BIT	Test Bits in Memory with Accumulator	1	over one on right (morner) at reconstructory
BMI	Branch on Result Minus	NOP	No Operation
BNE	Branch on Result not Zero		, to operation
BPL	Branch on Result Plus	ORA	"OR" Memory with Accumulator
BRK	Force Break		or wondy with rocalidator
BVC	Branch on Overflow Clear	PHA	Push Accumulator on Stack
BVS	Branch on Overflow Set	PHP	Push Processor Status on Stack
1		PLA	Pull Accumulator from Stack
CLC	Clear Carry Flag	PLP	Pull Processor Status from Stack
CLD	Clear Decimal Mode]	TOURS NOT GIRLS
CLI	Clear Interrupt Disable Bit	ROL	Rotate One Bit Left (Memory or Accumulator)
CLV	Clear Overflow Flag	BOB	Rotate One Bit Right (Memory or Accumulator)
CMP	Compare Memory and Accumulator	BTI	Return from Interrupt
CPX	Compare Memory and Index X	RTS	Return from Subroutine
CPY	Compare Memory and Index Y		The control of the co
1	•	ll sac	Subtract Memory from Accumulator with Borrow
DEC	Decrement Memory by One	SEC	Set Carry Flag
DEX	Decrement Index X by One	SED	Set Decimal Mode
DEY	Decrement Index Y by One	SEI	Set Interrupt Disable Status
1	•	STA	Store Accumulator in Memory
EOR	"Exclusive-OR" Memory with Accumulator	STX	Store Index X in Memory
		STY	Store Index Y in Memory
INC	Increment Memory by One		one meen i minana y
INX	Increment Index X by One	TAX	Transfer Accumulator to Index X
INY	Increment Index Y by One	TAY	Transfer Accumulator to Index Y
1	·	TSX	Transfer Stack Pointer to Index X
1		TXA	Transfer Index X to Accumulator
1 1		TXS	Transfer Index X to Stack Register
		TYA	Transfer Index Y to Accumulator
			Training trook I to reconstitutes



Programming Model

ADDRESSING MODES

The R6500 CPU family has 13 addressing modes. In the following discussion of these addressing modes, a bracketed expression follows the title of the mode. This expression is the term used in the Instruction Set Op Code Matrix table (later in this product description) to make it easier to identify the actual addressing mode used by the instruction.

ACCUMULATOR ADDRESSING [Accum]—This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESS [IMM]—In immediate addressing, the second byte of the instruction contains the operand, with no further memory addressing required.

ABSOLUTE ADDRESSING [Absolute]—In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 64K bytes of addressable memory.

ZERO PAGE ADDRESSING [ZP]—The zero page instructions allow for shorter code and execution times by fetching only the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING [ZP, X or Y]—This form of addressing is used with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order eight bits of memory and crossing of page boundaries does not occur.

INDEXED ABSOLUTE ADDRESSING [ABS, X or Y]— This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X" and "Absolute, Y." The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base

address. This type of indexing allows referencing of any location and the index may modify multiple fields, resulting in reduced coding and execution time.

IMPLIED ADDRESSING [Implied]—In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING [Relative]—Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction is an operand. This operand is an offset which is added to the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes.

INDEXED INDIRECT ADDRESSING [(IND, X)]—In indexed indirect addressing (referred to as (Indirect, X)), the second byte of the instruction is added to the contents of index register X discarding the carry. The result of this addition points to a memory location on page zero which contains the low order byte of the effective address. The next memory location in page zero contains the high order byte of the effective address. Both memory locations specifying the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING [(IND), Y)]—In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location are added to the contents of index register Y. The result is the low order byte of the effective address. The carry from this addition is added to the contents of the next page zero memory location, to form the high order byte of the effective address.

ABSOLUTE INDIRECT [Indirect]—The second byte of the instruction contains the low order byte of a memory location. The high order eight bits of that memory location are contained in the third byte of the instruction. The contents of the fully specified memory location are the low order byte of the effective address. The next memnory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter. (JMP (IND) only)

INSTRUCTION SET OP CODE MATRIX

The following matrix shows the Op Codes associated with the R6500 family of CPU devices. The matrix identifies the hexadecimal code, the mnemonic code, the addressing mode, the

number of instruction bytes, and the number of machine cycles associated with each Op Code. Also, refer to the instruction set summary for additional information on these Op Codes.

	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
ed (I					ORA ZP 2 3	ASL ZP 2 5		PHP Implied 1 3	ORA IMM 2 2	ASL Accum 1 2			ORA ABS 3 4	ASL ABS 3 6	
					ORA ZP, X 2 4	ASL ZP, X 2 6		CLC Implied 1 2	ORA ABS, Y 3 4°				ORA ABS, X 3 4°	ASL ABS, X 3 7	
ર ute (1 6	AND IND, X) 2 6			BIT ZP 2_3	AND ZP 2 3	ROL ZP 2 5		PLP Implied 1 4	AND IMM 2 2	ROL Accum 1 2		BIT ABS 3 4	AND ABS 3 4	ABS 3 6	
					AND ZP, X 2 4	ROL ZP, X 2 6		SEC Implied 1 2	AND ABS, Y 3 4"				AND ABS, X 3 4*	ROL ABS, X 3 7	
) ed () 6	EOR IND, X) 2 6				EOR ZP 2 3	LSR ZP 2 5		PHA implied 1 3	EOR IMM 2 2	LSR Accum 1 2		JMP ABS 3 3	EOR ABS 3 4	LSR ABS 3 6	
					EOR ZP, X 2 4	LSR ZP, X 2 6		CLI Implied 1 2	EOR ABS, Y 3 4°				EOR ABS, X 3 4'	LSR ABS, X 3 7	
S ed (1	ADC IND, X) 2 6				ADC ZP 2 3	ROR ZP 2 5		PLA Implied 1 4	ADC IMM 2 2	ROR Accum 1 2		JMP Indirect 3 5	ADC ABS 3 4	ROR ABS 3 6	
S tive (ADC (IND), Y 2 5*				ADC ZP, X 2 4	ROR ZP, X 2 6		SEI Implied 1 2	ADC ABS, Y 3 4"				ADC ABS. X 3 4°	FIOR ABS, X 3 7	
(1	STA IND, X) 2 6			STY ZP 2 3	STA ZP 2 3	STX ZP 2 3		DEY Implied 1 2		TXA Implied 1 2		STY ABS 3 4	STA ABS 3 4	STX ABS 3 4	
C tive	STA (IND), Y 2 6			STY ZP. X 2 4	STA ZP, X 2 4	STX ZP, Y 2 4		TYA Implied 1 2	STA ABS, Y 3 5	TXS Implied 1 2			STA ABS, X 3 5		
Y VI 2	LDA IND, X) 2 6	LDX IMM 2 2		LDY ZP 2 3	LDA ZP 2 3	LDX ZP 2 3		TAY Implied 1 2	LDA IMM 2 2	TAX Implied 1 2		LDY ABS 3 4	LDA ABS 3 4	LDX ABS 3 4	
S live (LDA IND), Y 2 5°			LDY ZP, X 2 4	LDA ZP, X 2 4	LDX ZP, Y 2 4		CLV Implied 1 2	LDA ABS, Y 3 4°	TSX Implied 1 2		LDY ABS, X 3 4°	LDA ABS. X 3 4	LDX ABS, Y 3 4°	
Y M (CMP IND, X) 2 6			CPY ZP 2 3	CMP ZP 2 3	DEC ZP 2 5		INY Implied 1 2	CMP IMM 2 2	DEX Implied 1 2		CFY ABS 3 4	CMP ABS 3 4	DEC ABS 3 6	
E (CMP (IND), Y 2 5*				CMP ZP. X 2 4	DEC ZP, X 2 6		CLD Implied 1 2	CMP ABS, Y 3 4°				CMP ABS. X 3 4'	DEC ABS, X 3 7	
X M (SBC (IND, X) 2 6			CPX ZP 2 3	SBC ZP 2 3	INC ZP 2 5		INX Implied 1 2	SBC IMM 2 2	NOP Implied 1 2		CPX ABS 3 4	SBC ABS 3 4	INC ABS 3 6	
O tive t	SBC (IND), Y 2 5°				SBC ZP, X 2 4	INC ZP, X 2 6		SED Implied 1 2	SBC ABS, Y 3 4*				SBC ABS, X 3 4'	INC ABS, X 3 7	
	ed (STA	ed (IND, X) 7 2 6 ORA Live (IND), Y 2 5* R AND Live (IND), Y 2 5 6 I AND Live (IND, X) 6 2 6 I EOR LIVE (IND, X) 6 2 6 COR (IND, X) 7 2 5* STA (IND, Y 7 2 5* STA (IND, Y 7 2 5* STA (IND, X) 7 2 6 COR LIVE (IND, Y 7 2 5* STA (IND, X) 7 2 6 COR LIVE (IND, X) 7 2 6 COR LIVE (IND, X) 8 2 6 COR LIVE (IND, X) 8 2 6 COR LIVE (IND, X) 9 2 7 COR LIVE (IND, X) 9 2	ed (IND, X) 7	ed (IND, X) 7	Dec Component Component	Pot Composition Pot Po	ORA ORA ORA ORA ASL ZP ZP ZP ZP ZP ZP ZP Z	Secondary Seco	Secondary Seco	Dec Cont C	Second S	Month Mont	ABC ABC	March March March March March Accum ASS ABS ABS




"Add 1 to N if page boundary is crossed.
"Add 1 to N if branch occurs to same page;
add 2 to N if branch occurs to different page.


INSTRUCTION SET SUMMARY

	INSTRUCTIONS	144	DIAT (485	0607	211	10 PA(1	ACCUM	Т	#MP1	ifO	,	INB.	r,	(190)	3 ₁ . ¥	2 1	AGE	,	A9:	S 1	T	ABS	•	REI	AY:VE	14	OIRE C	7	2 P4:	GE. Y	PROCESSOR	STATUS	
MNEMONIC	OPERATION.	OP.		OF	-].	OP		. 0	P F	* O	ρ.	1.	00	-		3.5		ΩP	7		OP	٠, ۱	101		1.	ЭP));	I.I	. la	pi n	Ι.	7 8 4 4	3 2 1 6	SHE MONE
ADC	A + M + C + A - (4-(1)	69	2 2	60	4)	65	7	7	+++	-	+	+	6.	ε	7	71	5 :	74	\rightarrow	;	-	٠,	4	┿┈	┿	Н	+	+	+-	+	+	+-	<u> </u>	0 1 7 C	A D C
AND		5 :	2 8	1 ;	:	1 1	1	- 1		İ	-	į	2.	1 1	- 1	- 1	2		- 1	- 1	1	- 1	- [1	1								N		AND
ASL	c -Ϊ0			1 1			: :	- 1	A 2	,	1							1 1			18	- 1	ı.		1			1					1	2 c	ASL
866	BRANCHONC = 0 (2)									-				!		į							-		1	90	2 2						1		BCC
acs	BRANCH DN C = 1 (2)						i	1		1										-	1		١.			(1	2	,	li		1		1		8 C 5
BEG	BRANCH ON 2 : 1 121									\top	\top		Г			1	\top			7	1	+	7	1	1	FO	2	,	1	+	+	+			68.5
8 - 1	AAM		;	2C	4 3	24	3	2			-						1									1						1	M.M		BIT
8 14 1	BRANCHONN: 1 (2)							-			!	i								١		-	1			30	2 . ;								8 M I
BNE	BRANCH ON 2 2 0 (2)						ļ	1		-							i]		-	-		1		į	oc .	2 :		1		!	1			8 N E
BP1	BRANCH ON N ± 0 (2)								11				<u> </u>	1		_ [- !					10	2					!			8 P L
BAX	BREAK		T							0	()	7	Γ		T	Т	T			٦		T	T			П	1	Τ	П	1	1	-	,	. ,	BRK
BAC	BRANCH ON VIEW (2)		- 1	1					1	1									-	1			1	ï		50	2								8 v C
BVS	BRANCH ON V & 1 12										į	1								-			1	1		מי	2 2	:			!				8 V S
CLC	D - C				1				-	- 1		' '								-			1									1			Crc
CID	3 - C			-	_	1		-	$\rightarrow \downarrow$	10	₩ ;	' '	L	Н	4	_		Ļ.,	_	4	-	-	1	<u> </u>	↓		<u>i.</u> .	1_	<u> </u>	_		<u>:</u>	1	0	CLD
C 1 1	C -:	i	į				- 1		: 1	- ;	46 , á	- 1								- 1							Ì				i] · · · ·		C ;)
CLA	0 - A			li			:		1 1	•	e :	? [•	l							- [ļ	ļ		1]			CIV
CMP		1 1	2 2	(1	- 1	1 :		- 1	- j - j		1	i	IC:	6	2	01	5 2	DS	4	3	DD	4 :	או		3		ĺ] [,]	1	2 C	CMP
CP>			2 2	f 1	- 1						:					-				- }					i					ŀ	•	:	1	5 C	CP>
CPY	Y - M	ÇQ.	2 2	1		-		~~~				+-	├	ij	-	-	+				_	+	+	+-	┼	┝╌┥		-	1	-		-		· · z c	CPY
DEX	₩ - 1 ~ ₩ > - 1 ~ X		į	1	6 3	100	3	4						: '	-]			26	6	2	Uŧ	7	'		İ						1	:	N · · ·		DEC
CEV	Y : 1 ~ Y		:							- 1		,	1		- }					- }	1						ļ						N		N 3 C
EOR		412	2 2	45	, ,	45		,	: !	ľ		, ,			,		5 2					١,	ر ا	١.	١.					-	ŀ		*		DE *
N.C	M = 1 -M	,	• •	1 1	6 3			- 1							1		1					7		1	ľ		į	1			:		*		INC
INX	χ.1 + Χ		+				-+-	1		1	8. 2	1	1	 		_	-	1	-		+	+	+	+-	┼~	-	-	+	 +		- j -	+	N		1 14 1
144	Y + 1 Y	1	:			1				- 1		1						1			1		1	1							•	٠.	N	_	; N; V
JMP	JUMP TO NEW LOC		:	4C	3 3		-								1				1				1					80	5	3	1		1		פאנ
	JUMP SUB		•	50	6 3		i	-	•			İ			ĺ				:	-				!							i				158
LUA	K - A 150	49	2 2	AD.	(ا	45	3	2		┙			A.	١,	2	В١	5 2	B 3	4	3	80	• 3	99	ه او	3		i	_L_							LDA
rox	*		2 2		•	1 .		,													Ţ		BE	•	3					8	26 4	2	N · · ·	2 .	(C)
101			2 2	AC	4 3	AS	3 !	2				;	ĺ		- 1		İ	E 14		2	ac	4 3	,	:	1	ĺ					:			1 . 1 .	101
L5#	6 −{;;;; }• C			48	6 3	3€,	5	2 4	A 2 :	₹.	į	į			- 1			*	6	2	<u>۶</u> ٤	1 1	3			١.							0	z c	LSR
NOF	NO OPERATION		1					-		Ē	A : 3	•		l			į.			- 1					ĺ		1	İ			•	:			* 0 P
ORA	A~MVA	(19	2; 2	30	•]	04	3;	2		4		-	01	9	2	**	5 2	15	4	4	٠D	•	119		٠,	.	_	4	1			<u>.</u>	N · · ·	· • z ·	0 6 4
PHA	4 + 44a S - 1 - S :		İ							- 1	٠. : ا	i												:	i		;				:				P 14 A
PMP	F-Ms S. I-S			li				1	1		- 1	1	ĺ					i	İ	-									1		1			i	446
PLA	S+1-S MS-A S+1-S MS+P		1	1				ļ	-	- 1	ı									- [•				1		į	i	3	2 .	PLA
HOL	.16_		-					١.		. '	8 4	Ι,			- [i					1:			:	1	DAED.	PįP
ROR	- G - E - 3 -	-	+						A 2	` +	-	+	-	₩	{	<u> </u>	+	+	$\overline{}$? 3		+			-		 .	+				· · 2 C	
RYI	RTRNINT		i	186	٦	04.		1			n : ,	1 .		;		;		10	٠	1	"	7 :	'	ŀ			ì		1			:	1	· · z c	ROR
915	STAN SUB		ı				:				o. €			;						ı		į									:	:	RE57	CULD	R T S
58C		E9 :	2 2	EC		E 5	3:	,	į	- "	1		٤,	1 6 :	2	5.	· 2	155		.]	F 0	4 1 2	, F (، ا	3						1				5 8 C
SEC	1-0						:		1 !	3	16 : 2	,	ĺ			1						`					ļ				1]		SEC
SED	1 - 0		:				:	-	. :	- 1.	a	1					ļ			1	l			1			i	1			i	:		1	SED
SEI	1 +:			\sqcap	\top	1	•	+	++		8	+	1-		7	+	+	\vdash		_	+	+	\dagger	T	+-	1	+	+	11	+	+	7	 		5 6
S T A	A - W			80	. 1	ès.	3 [2				1	51	6	2	91	£ 2	95	•	2	90	5 3	9	5	3						į		1		STA
5 ? 4	x + W			88	4 3	86	3	2							ı							j				li			Ì	9	6 4	2	1		5 1 x
5 ? 4	Y - M			ec	4	84	1	>			į	1			1			94	4	2		ì						1		-1		:			514
1 4 >	A · X			Ш	\perp	1	1	\perp	11	^_	ن ا	1.				\perp	L	L				\perp	1		L	L		1		_]	نٰــــــٰ		N		1 A z
'AY	A - Y									4	ia ;	1			1	T	Π				T	T	T	T	Γ	П		T		T	T	:	N	, , z ,	7 A Y
15.4	5 ->						1			e	A.	4.			ı				ÌÌ									1		-	1	į	N		757
1 x a	X * A									í	A . :	,															i	1	i		1		N · · ·		7 > 4
7 2 5	x - S									- 1	4	- 1			-		į			ļ							1			-			1		TXS
7,4	V · A	Ш		니		لــــــــــــــــــــــــــــــــــــــ			لمسلم	علب	8	1	L.	نسل	Ц	_		1_					Τ.	_ـــــــــــــــــــــــــــــــــــــ	1_				Ш		\perp	1	N	, .	7 Y A
1	1) ADU 1 (c) 12) ADU 1 (c)																*		4OE									•		OC			₩.	MEMORYE), r ·
	ADD 2 TO	N :6	AHH	NCH						304							•		vije: Geografij											UB11	CAH	f	₩,	ME MORY E	
	S CARRY NO														ı		A N				PER	or Effi	ECTI	vf 4	יטטי	41 S.C		v	0	~ D			•	NO CYCLE	
	.4 If IN DEC							Zŧ #	C-9(5)	, , ,							M					STA						*		u XCLL	υSiv	E OF		NO BYTES	'
																																		·	


R650X CLOCK TIMING



R651X CLOCK TIMING



R65XX READ WRITE TIMING



35

110

50

140

225

AC CHARACTERISTICS

		3	5XX MHz)	3	XXA MHz)	R6:		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
R650X CLOCK TIMING	,			·		<u> </u>		1
Clock Cycle Time	Toyo	1.0	10	0,5	10	0.33	10	μs
Ø0 (IN) Low Pulse Width	Ť _{L90}	480	_	240	_	160	<u> </u>	ns
90 (IN) High Pulse Width	THEO	460		240	<u> </u>	160	_	ns
90 (IN) Rise and Fall Time ^{1, 2}	TAO, TFO	_	10		10	_	10	ns
Ø1 (OUT) High Pulse Width	Тринет	460	_	235	 	155	<u> </u>	ns
Ø2 (OUT) High Pulse Width	Труне2	460	T -	240		160	-	ns
Delay Between \$1 (OUT) and \$2 (OUT)	T _D	0	_	0	-	0		ns
\$1 (OUT), \$2 (OUT) Rise and Fall Time ^{1, 2}	T _P , T _F	-	25		25		15	ns
651X CLOCK TIMING			<u>*</u>	·		4		·
Clock Cycle Time	T _{CYC}	1.0	10	0.5	10	0.33	10	μ\$
∮ 1 (IN) High Pulse Width	T _{PWH91}	430	_	215	_	150		ns
₱2 (IN) High Pulse Width	T _{PWH02}	470		235		160		ns
Delay Between Ø1 and Ø2	T _D	0		0		0		ns
Ø1 (IN), Ø2 (IN) Rise and Fall Time ^{1, 3}	T _H , T _F		25	_	20		15	пş
65XX READ/WRITE TIMING								
R/W Setup Time	TRWS	-	225		140		110	ns
R/W Hold Time	THRW	30		30		15		ПS
Address Setup Time	T _{ADS}	_	225		140	-	110	ns
Address Hold Time	T _{HA}	30	_	30	_	15	_	ns
Read Access Time	TACC		650		310		170	ns
Read Data Setup Time	T _{DSU}	100	_	50		50	_	ns
Read Data Hold Time	THR	10	_	10		10	_	ns
Write Data Setup Time	T _{MOS}	_	175	_	100	_	85	ns
Write Data Hold Time	T _{HW}	30	_	30	_	15		กร
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			+		***************************************	•	,

Notes:

RDY Setup Time

SO Setup Time

SYNC Setup Time

1. Loads: All output except clocks = 1 TTL + 130 pF. Clock outputs = 1 TTL + 30 pF.


. TROY

Tso

TSYN

- 2. Measured between 0.8 and 2.0 points on waveform load.
- 3. Measured between 10% and 90% points on waveforms.
- 4. *RDY must never switch states within RRDY to end of \$2.

100



ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	Vdc
Input Voltage	V _{IN}	-0.3 to $+7.0$	Vdc
Operating Temperature Range Commercial Industrial	T _A	~40 to +85	°C
Storage Temperature	T _{STG}	- 55 to + 150	°C

*NOTE: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the other sections of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS

Parameter	Symbol	Value
Supply Voltage	V _{cc}	5V ±5%
Temperature Range Commercial Industrial	TA	0°C to +70°C -40°C to +85°C

DC CHARACTERISTICS

($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0$; $T_A = T_L$ to T_H , unless otherwise noted)

Parameter	Symbol	Min.	Typ.5	Max.	Unit ¹	Test Conditions
Input High Voltage	V _{IH}				ν	
Logic	,	2.0		V _{cc}		
Ø0 (IN)		2.4	_	V _{cc}		
Ø1 (IN), Ø2 (IN)		V _{CC} ~ 0.3		V _{CC} + 0.25		
Input Low Voltage	VIL				V.	
Logic		-0.3		0.8		İ
Ø0 (IN), Ø1 (IN), Ø2 (IN)	İ	~ 0.3		0.4		
Input Leakage Current	IN				μА	V _{IN} = 0V to 5.25V
Logic (Excl. RDY, SO)		_		2.5		$V_C = 0V$
Ø1 (IN), Ø2 (IN)			_	100		
Ø0 (IN)				10		
Input Leakage Current for Three State Offf	I _{TS} ;				μA	V _{IN} = 0.4V to 2.4V
D0-D7				10		V _{CC} ≈ 5.25V
Output High Voltage	VoH				V	$I_{LOAD} = -100 \mu\text{A}$
SYNC, D0-D7, A0-A15, R/W, Ø1 (OUT), Ø2 (OUT)		+2.4				$V_{CC} = 4.75V$
Output Low Voltage	VoL				V	I _{LOAD} = 1.6 ma
SYNC, D0-D7, A0-A15, R/W, Ø1 (OUT), Ø2 (OUT)		_	_	+0.4		$V_{CC} = 4.75V$
Power Dissipation	Pp				mΨ	
1 and 2 MHz		_	450	700		
3 MHz	1		500	800		
Capacitance	С				pF	$V_{CC} = 5.0V$
Logic	CIN	-	_	10		$V_{IN} = 0V$
D0-D7		_		15		f = 1 MHz
A0-A15, R/W, SYNC	Cour	_		12		$T_A = 25^{\circ}C$
Ø0 (IN)	CODIN)	_	-	15		
Ø1 (IN)	CØ1		30	50		
Ø2 (IN)	CØ2	_	50	80		

Notes

- 1. All units are direct current (dc) except for capacitance.
- 2. Negative sign indicates outward current flow, positive indicates inward flow.
- 3. IRQ and NMI require 3K pull-up resistor.
- 4. 01 (IN) and 02 (IN) apply to R6512, 13, 14, and 15; 00 (IN) applies to R6502, 03, 04, 05, 06 and 07.
- 5. Typical values shown for $V_{CC} = 5.0V$ and $T_A = 25$ °C.

WORLDWIDE HEADQUARTERS

Rockwell Semiconductor Systems 4311 Jamborce Road,

P.O. Box C

Newport Beach, CA 92658-8902 (714) 221-4600

Phone: Fax:

(714) 221-6375

AMERICAS

US Northwest/Pacific Northwest

Rockwell Semiconductor Systems

US Northwest Office

3600 Princridge Avenue

Suite 100

Santa Clara, CA 95051

Phone:

(408) 249-9696

(408) 249-7113

US Los Angeles

Rockwell Semiconductor Systems 1000 Business Center Circle

Suite 215

Thousand Oaks, CA 91320 (805) 376-0559

Phone: Fax:

(805) 376-8180

US Southwest

Rockwell Semiconductor Systems

5000 Birch Street

Suite 400

Newport Beach, CA 92660

Phone:

(714) 222-9119 (714) 222-0620

Fax:

US North Central

Rockwell Semiconductor Systems

Two Pierce Place

Chancellory Park

Suite 810

Itasca, IL 60143

Phone: Fax:

(630) 773-3454 (630) 773-3907

US South Central

Rockwell Semiconductor Systems

2001 North Collins Blvd

Suite 103

Richardson, TX 75080

Phone: Fax:

(972) 479-9310 (972) 479-9317

US Northeast Rockwell Semiconductor Systems

239 Littleton Road

Suite 4A

Westford, MA 01886

Phone: Fax:

(508) 692-7660 (508) 692-8185

US Southeast

Rockwell Semiconductor Systems 3500 Parkway Lane, Suite 415

Norcross, GA 30092 Phone:

(770) 246-8283

Fax:

(770) 246-0018

US Florida/South America

Rockwell Semiconductor Systems

One Prestige Place

2600 McCormick Drive

Suite 350

Hearwater, FL 33759 Phone:

Fax:

(813) 799-8406

(813) 799-8306

US Mid-Atlantic

Rockwell Semiconductor Systems Princeton Pike Corporate Center 993 Lenox Drive, Suite 200

Lawrenceville, NJ 08648 (609) 219-7462

Phone: Fax:

(609) 895-2666

EUROPE

European Headquarters

Rockwell Semiconductor Systems S.A.S.

Les Taissounières B1

1680 Route des Dolines

BP 283

06905 Sophia Antipolis Cedex

France

Phone:

(33) 4 93 00 33 35

Fax:

(33) 4 93 00 33 03

Europe Central

Rockwell Int'l GmbH,

Rockwell Semiconductor Systems Branch

Paul-Gerhardt-Allee 50 a

81245 München

Germany Phone:

(49-89) 829-1320

For:

(49-89) 834-2734

Europe Mediterranean

Rockwell Semiconductor Systems

c/o Rockwell Automation S.r.l. Via G. Di Vittorio, 1

20017 Mazzo Di Rho (MI)

Italy

(39 2) 93179911 Phone:

Fax

(39.2) 93179913

Europe North

Rockwell Semiconductor Systems, Ltd.

Berkshire Court

Western Road

Bracknell Berkshire RG12 1RE

England

Phone:

44 (0) 1344 486444

44 (0) 1344 486555

Europe North (Satellite)

Rockwell Semiconductor Systems Israel, Ltd.

(RSSI)

11 Galgaley Haplada Street

P.O. Box 12660 Herzlia 46733

Israci

Phone:

(972) 9 9524000

Fax:

(972) 9 9573732

Europe South

Rockwell Semiconductor Systems S.A.S.

Tour GAN Cedex 13

92082 Paris La Défense 2

France

(33) 1 49 06 39 80 Phone: Fax: (33) 1 49 06 39 90

APAC

APAC Headquarters

Rockwell Int'l Manufacturing Pte Ltd 1 Kim Seng Promenade #09-01 East Tower

Great World City

Singapore 237994 (65) 737-7355 Phone:

(65) 737-9077 Fax:

Australia

Rockwell Australia Pty Limited Suite 603, 51 Rawson Street

Epping, NSW 2121

Australia

(61-2) 9869 4088 Phone:

(61-2) 9869 4077 Fax:

China

Rockwell Semiconductor Systems Worldwide.

Shanghai Representative Office LT Square Building, Suite 3002 500 Chengdu North Road

Shanghai 200003 P.R.C. Phone:

86-21-6361-2515 Fax: 86-21-6361-2516

Hong Kong

Rockwell Int'l (Asia Pacific) Ltd. 13th Floor, Suites 8-10, Harbour Centre 25 Harbour Road Wanchai.

Hong Kong Phone:

(852) 2 827-0181 (852) 2 827-6488

Fax: India

Rockwell Int'l Overseas Corporation

Regional Office - South Asia Capital Trust House 47 Community Centre Friends Colony

New Delhi - 110 065 India

Phone: (91-11) 692-4780

(91-11) 692-4712

Fax:

Koren Rockwell Collins Int'l. Inc.

Room No. 1508

Korea Textile Centre Building 944-31. Daechi-3dong

Kangnam P.O. Box 2037 Kangnam-ku

Scoul Korca

Fax:

Phone: (82-2) 565-2880 (82-2) 565-1440

TAIWAN

Taiwan Headquarters Rockwell Int'l Taiwan Company, Ltd. Room 2808 International Trade Bldg. 333, Keelung Road, Section I

Taipei, Taiwan 10548 ROC

<u>JAPAN</u>

Phone: (886-2) 2-720-0282

(886-2) 2-757-6760 Fax:

Japan Headquarters

Rockwell Int'l Japan Co., Ltd. Shimomoto Bldg 1-46-3 Hatsudai, Shibuya-ku Tokyo, 151

Japan Phone:

(81-3) 5371 1520

Fax:

(81-3) 5371 1501