MORROW DESIGNS

User's Manual

DISK JOCKEY 2D (tm)

MODEL B REVISION 2 Table of Contents

Introduction	.1
Programming Specifications	. 3
Programming Specifications	. 3
Serial I/O	. 4
Disk I/O	• 5
ROM Subroutines	. 7
Error Bits Recap	12
Diskette Initialization	13
Utilizing Disk Jockey Firmware	14
Sample Read Routine	15
Sample Write Routine	17
Disk System Software	19
I/O Connectors P1 & P2	20
Patches for CP/M*	2 <u>-</u>
Hardware Level Registers	25
Bank Selection	32
Interrupt Logic	33
Bootstrap LED Indicator	34
Phantom Logic	35
4 MHz Operation	36
Power-On Jump Logic	37
Drive Cable Conventions	38
Serial I/O Switch Settings	39
Concise DIP Switch Reference 4	10
Parts List	11
Assembly Instructions	15
Parts Installation 4	18
Initial Check-out and Power-up 5	52
Concise Firmware Memory Map	53
Software listings	54
Cold Boot Loader	55
Cold Boot Loader	57
Disk Jockey 2D Firmware 6	54
Sahamatiaa	1

FOR TECHNICAL SUPPORT OR REPAIR SERVICE

CALL (415) 524-2104

User's Manual

tm

DISK JOCKEY 2/D

INTRODUCTION

The Morrow Designs DISK JOCKEY 2/D Model B (DJ) board features four distinct subsections:

- 1. A floppy disk controller, capable of reading and writing data in either single density FM code or double density MFM code with write precompensation, which can be connected to any floppy disk drive plug compatible with the Shugart 800/850.
- A baud rate selectable hardware UART serial interface that allows communication with a terminal device at TTY 20 ma current loop or RS-232 levels.
- 3. Automatic address generation upon reset or power-up which allows a "jump start" to the boot strap program in the ROM contained on the board.
- 4. Bank select logic which allows the board to be enabled or disabled under software control. This logic also can be programed to force the board to be enabled or disabled during power-on/reset sequences.

The DJ plugs into an S-100 bus slot in a system with an 8080, 8085, or Z80 (1.7MHz - 5MHz) CPU. The controller has a cable connector for attaching a flat cable to the first floppy disk drive, and can control a chain of up to four drives daisy chained on this cable. A second connector on the DJ is provided for attaching a terminal device.

The DJ uses memory mapped I/O. Device registers used to input from and output to the floppy disk and the serial port are accessed from the CPU board of the S-100 system by references to memory addresses. Some registers differ in function depending on whether they are being read or written.

Most users will not wish to use the hardware level registers directly. Instead, they can call standard disk and serial I/O subroutines contained in 1016 bytes of EPROM memory on the DJ board. This EPROM occupies a 1024 byte block of S-100 bus memory address space. A 1024 byte RAM is also provided which is used by the EPROM firmware for the storage of various disk related variables such as the current track number, the current drive number, etc. An exact map of these variables is included at the end of the PROM listings.

The actual addresses where the I/O registers, EPROM, and RAM appear are controlled by another PROM, referred to as the address selection PROM. The PROM is supplied with standard addresses burned into it for these registers. If the standard addresses would conflict with some other device on the system bus, a PROM burned with non-standard addresses can be substituted.

The DISK JOCKEY 2/D uses 2048 bytes of memory starting at 340:000 or E000H (standard version). The first 1016 bytes are occupied by EPROM, the next 8 bytes constitute the memory mapped I/O, and the last 1024 bytes contain the RAM buffer.

PROGRAMMING SPECIFICATIONS

ROM JUMP TABLE

Most users will wish to take advantage of the standard I/O subroutines supplied in PROM on the DJ.

The user should branch to the appropriate address in a jump table in the first few words of the system ROM. Since each subroutine ends with a RET instruction, a CALL instruction should be used to branch to the subroutine.

The jump table contains jump instructions to the true address of the utility routines within the ROM. Having a jump table allows the individual routines to be updated and moved around within the ROM without having to change software that calls the routines. Let A represent the address of word 0 of the onboard ROM. In boards with standard address decoding PROMS, A = 340:000Q (E000H). The address to call for the utility routines are then:

ADDRESS	STANDARD	VALUE	SYMBOLI	C VALUE FUNCTION
	Octal	Hex		
Α	340:000	E000	DBOOT	DOS bootstrap routine
A+3	340:003	E003	TERMIN	Serial input
A+6	340:006	E006	TRMOUT	Serial output
A+9	340:011	E009	TKZERO	Recalibrate (seek to TRKO)
A+12	340:014	E00C	TRKSET	Seek
A+15	340:017	E00F	SETSEC	Select sector
A+18	340:022	E012	SETDMA	Set DMA address
A+21	340:025	E0 15	DREAD	Read a sector of disk data
A+24	340:030	EO18	DWRITE	Write a sector of disk data
A+27	340:033	E0 1B	SELDRV	Select a disk drive
A+30	340:036	E0 1E	TPANIC	Test for panic character
A+33	340:041	E0 21	TSTAT	Serial status input
A+36	340:044	EO24	DMAST	Read current DMA address
A+39	340:047	E0 27	STATUS	Disk status input
A+4 2	340:052	E0 2A	DSKERR	Loop to strobe error LED
A+45	340:055	E0 2D	SETDEN	Set density
A+48	340:060	E0 30	SETSID	Set side for 2-headed drives

The specific function of each subroutine is described below.

The subroutine upon completion will execute a RET instruction. A disk subroutine that completes normally will return with the carry flag cleared to zero. A disk subroutine that detects an error condition will return with the carry flag set to 1. A program should always test the carry flag after a return from a disk utility subroutine and branch to an appropriate error handling routine if the carry flag is set.

SERIAL I/O

GENERAL

There is a hardware UART on the DJ board along with a crystal controlled baud rate generator. There are sixteen different baud rates available including 12 of the most common. The baud rate of the UART must match the baud rate of the terminal connected to the DJ board in order for the serial interface to function properly.

The UART (Universal Asynchronous Receiver-Transmitter) consists of two independent sections: a transmitter section and a receiver section. Each section has two registers. In the transmitter section one register is loaded by the system bus. The contents of this bus register are transferred to a shift register where start, stop, and (conditionally) parity bits are appended. The transmitted serial data originates from this shift register. Whenever the contents of the system bus register have been transferred to the second shift register the UART sets the TBRE (Transmitter Buffer Register Empty) bit in its status register.

In the receiver section there is a shift register which assembles a parallel data word from the input serial stream after start and stop bits have been removed. When a complete data word has been assembled in this register it is loaded into a second register that is accessible from the system bus. Whenever this bus register is loaded from the receiver shift register the UART sets the DR (Data Ready) bit in its status register.

TERMIN

This subroutine is used to collect input characters from a terminal which is connected to the serial port on the board. The routine waits for the UART to raise the DR bit of its status register. The character is then transferred to the A register and trimmed to seven bits. Reading the UART's data register automatically resets the DR bit. This routine will not return until a character arrives from the terminal.

TRMOUT

This subroutine is used to transmit characters to a terminal that is connected to the serial port on the board. The routine waits until the TBRE bit in the UART's status register is high. When this bit is high, the data in the C register of the CPU is transfered to the UART's system bus register. This automatically resets the TBRE bit.

TPANIC

This subroutine is used to detect the presence of a "panic" character in the input data stream from the terminal. A program which uses this routine must load the C register with the desired "panic" character. If the UART has collected a character (i.e. the DR bit of the UART's status register is high) and it matches the character in the C register, the routine SETS the ZERO flag of the CPU's FLAGS register. On the other hand, the routine will CLEAR this flag if 1) the DR bit is not high or 2) the character in the UART's system bus register does not match the character in the C register.

TSTAT

This subroutine is used to test the condition of the DR bit in the UART's status register. If the DR bit is high, TSTAT will SET the ZERO flag of the CPU's FLAGS register. If the DR bit is low, TSTAT will CLEAR the ZERO flag of the CPU's FLAGS register. The routine does NOT alter the state of the DR bit.

DISK I/O

To understand the significance of the disk utility subroutines, it is necessary to say a few words about how data is organized on the disk.

Information on the disk is organized into 77 concentric tracks. The disk read/write head can be moved to any track by a series of step in or step out commands. A step in command moves the read/write head one track towards the center of the disk. A step out command moves the head one track away from the center of the disk. The numbering of the tracks is arranged so that track zero is the farthest from the center of the disk. One of the responsibilities of the Western Digital 1791 / Fujitsu 8866 controller is to know the current track number over which the read/write head is located and to calculate how many step in or step out commands are necessary to move the head to a new track.

Once the read/write head has been moved to the desired track, the rotation of the disk will move a circle of magnetic material beneath the head. Within this circle of material, data is recorded in distinct regions called sectors. The sector is the smallest amount of information that can be separately read from or written to the disk. There are three different sector formats that IBM currently supports. The table below details the relationship between the size of a sector and the number of sectors that can fit on a single track.

bytes of data per sector sectors per track

SINGLE DENSITY	128 256 512	26 15 8
DOUBLE DENSITY	256 512 1024	26 15 8

In the header field which preceeds the data field of a sector, the track number, the side, the sector number and the sector length are recorded. During read or write commands, this header is read before data transfers take place. Whenever a seek command is issued which causes the the read/write head to move to a new track the firmware on the DJ board performs a verify which reads this sector header to make sure the head is positioned correctly and to determine if there is any change in the sector length or the density of the recorded information. If there is an error as to the track number, the firmware automatically issues a seek to track zero command to position the head over a known track.

The disk drive has a sensor that reports when the read/write head is physically positioned at track zero. A series of step out commands must be issued by the 1791/8866 controller until this status line becomes active. This operation will always position the head to the same physical track. The seek to track zero command is often called a recalibrate command and is a standard utility subroutine supplied with the disk firmware.

Transferring a sector of disk data between memory and the disk therefore involves the following steps, each corresponding to a subroutine call to the Disk Jockey firmware (with the exception of error checking):

Specify the track number the read/write head should be positioned over during subsequent data transfers between the disk and memory.

Check for error conditions.

Specify the sector number that will be involved in subsequent data transfers between the disk and memory.

Specify the starting memory address of block of data that is to be transfered to or from the disk.

Check for error conditions.

Actually perform the read or write operation.

Check for error conditions.

ROM SUBROUTINES


- TRKSET The value in the C register of the CPU specifies what track the read/write head will be positioned over when the next disk read or disk write operation is issued. A bounds check is made for a value greater than or equal to zero and less than or equal to 76. If the value in the C register is within these bounds, the contents of the C register is written into the RAM location TRACK. Otherwise no action is taken, the carry flag is set and the subroutine returns to the calling program.
- SECTOR The value in the C register of the CPU specifies what sector will be involved in the next disk read or write operation. If the C register contains a zero, the carry flag is set and the routine returns immediately. If the C register is non-zero, the low order five bits are transfered to the RAM location SECTOR, the carry flag is cleared and the routine returns to the calling program. Just prior to a disk transfer operation a comparison is made between the value in SECTOR and the maximum number of sectors on the track that the transfer is to take place on. If the value in SECTOR exceeds the maximum number of sectors, the transfer operation is aborted and error information is reported.
- During disk transfer operations blocks of data are SETDMA moved to and from the disk. These blocks can be 128, 256, 512, or 1024 bytes long. The starting address of a data block that will be involved in the next disk transfer operation is specified by the B-C register pair when the SETDMA subroutine is called. Since the disk registers are memory mapped, the firmware has been designed to try to protect them from being written into or read from during disk transfer operations. Accordingly, a bounds check is performed before the DMA address is recorded in the Disk Jockey RAM. If a 1024 byte data transfer to or from the disk would cause memory references to the I/O registers of the disk controller, the carry flag is set and the routine returns with no action taken. If the value of the B-C pair is such that there could not be any memory references to the last eight locations of the Disk Jockey ROM during a subsequent disk operation, the contents of the B-C pair are written into the memory location of the Disk Jockey RAM specified by the label The carry flag is cleared and the routine DMAADR. ends.

- SELDRV The value of the C register determines which of 4 disk drives will be selected for the next disk transfer operation. Accordingly, the data in C is trimmed to the low order two bits and stored in the RAM location DISK. The carry flag is cleared and the routine returns to the calling program.
- SETSID Double sided floppy disk drives have two read/write heads so that information can be stored and retrieved from both sides of the diskette. The two heads are positioned so that they are both on the same track one directly below the other. They also share common read/write electronics. Therefore only one of these heads can be selected at a time. Bit 0 of the C register is used to select which of the two heads on a double sided drive will be used during the next disk transfer operation. A zero in bit 0 will select the bottom head and a 1 will select the top head. Selecting a side and selecting a disk are independent operations. If side zero is selected then regardless of the disk selected, side zero will always be accessed until SETSID is called. Finally, if the selected disk is single sided, side zero will always be selected regardless of the results of the SETSID routine.
- SETDEN The 1791/8866 Floppy Disk Controller operates in two modes: single density FM (Frequency Modulation) mode or double density MFM (Modified Frequency Modulation) mode. Bit 0 of the C register determines what density the 1791/8866 will operate in when the next disk transfer operation is initiated (0=single,l=double). Care must be exercised in the use of this routine. Under certain conditions, if the density is changed in between disk transfers that occur on the same track, the microprogram that the 1791/8866 controller executes could fall into an error loop from which it could not recover. In such a case the system would have to be reset before further disk operations could be performed. The density mode of the $\bar{1}791/8866$ can safely be changed when a subsequent disk transfer operation will occur on a different track than the last. It should be noted that the firmware of the Disk Jockey has the ability to automatically set the density mode of the 1791/8866. Whenever a new drive is to be selected or whenever the head is not loaded, the Disk Jockey firmware performs a "read header" operation just after positioning the read/write head (if necessary) and just before attempting to perform a disk transfer. This "read header" operation is used to establish the density of the (possibly new) track and to determine the length of the sectors on this track. If the density has not changed from the last "read header" operation or if the calling program has set the density correctly through the use of SETDEN, the process of reading the sector header is slightly faster (by approximately one and a

half diskette revolutions) than it would be if the initial assumption concerning the density was wrong.


- TKZERO This subroutine positions the read/write head to the outer-most track of the diskette: track 00. The track zero sensor is used to determine this positioning and no "read header" verify operation is performed. There are several side effects of positioning the head at track zero: (1) a flag is set in the Disk Jockey RAM to force a "read header" density/position verify operation prior to the next disk transfer operation and (2) the mode of the 1791/8866 controller will be forced to single density as long as disk transfer operations occur on track zero. All IBM compatible diskettes have track zero formatted in single density and condition (2) above relieves the system software of the burden of conditionally changing density every time the head is moved to track zero. If the rest of the disk is recorded in double density, the Disk Jockey firmware will automatically switch back to double density when the head is moved away from track zero without the intervention of external software.
- READ -This subroutine transfers information from the diskette to memory. The first task is to select the proper disk drive. If the new drive is not the same as the current drive, the load head time-out flag is set and the current drive is updated to be the new drive. Next, the "head loaded" flag is tested. If the head is not loaded or if the current drive was not the same as the new drive, the head load time-out flag is set. The firmware then merges the drive select bits with the head select bit and physically selects a drive, loads the head(s), and selects a side (if the drive is double sided). the head load time-out bit is set, a 40 millesecond delay occurs to allow for the head to settle after loading. Next the "ready" line from the drive is tested. If the drive is not ready, the head is unloaded and the routine returns to the calling program with the carry bit set and an 80H in the A register. drive is ready, the head is positioned in accordance Head motion with the most recent seek operation. (including a head load) or a change of disk drive will cause the firmware to verify the track position by doing a "read header" operation. The correct density of the track is also determined during this operation and the density mode is changed if necessary. If the 1791/8866 controller cannot read the header information in either density, its status is copied into the CPU's A register, the head of the drive is positioned over track zero, and the operation is terminated with the carry set. When the Disk Jockey firmware positions the head to a new track, it reads a header both to determine the proper density and to find out the length and number of the sectors on the new track. The DJ RAM location SECLEN is updated

during read header operations and contains encoded data that determines both the number and the size of sectors on the current track. After (possibly) positioning the head the firmware takes the sector address determined by the most recent set sector operation and compares it to the total number of sectors on the current track. If the desired sector is too large, the carry flag is set and the routine returns with a 10H in the A register. If the value is acceptable, the data from this sector is transfered to memory starting at the address specified by the most recent set DMA operation. The length of this transfer is determined by the length of the sectors on the current track. The last two bytes of data on the sector are not read into memory. These are the CRC check sum bytes and are used to detect data transfer The 1791/8866 chip processes these bytes and then updates its status register. The last operation that the routine performs is to place the status information in the A register and conditionally set the The details of these status bits are carry flag. illustrated below.



DWRITE - The flow of logic for this routine is exactly the same as described above in the read data operation up to the point where the information transfer is to take place. If all the conditions for a data transfer as described above are satisfied, a write sector command is issued to the 1791/8866 controller and information is transfered from memory to the disk drive starting at the memory address specified by the most recent DMA operation. This data is written on the sector specified by the most recent set sector operation and the head is positioned over the track specified by the most recent seek operation. As the controller writes data on the disk it is continually computing two CRC check sum bytes. the last byte of data has been written on the diskette, the two check sum bytes are appended to the sector by the controller for later use when the sector is read back into memory. As with the read operation the controller updates its status register after the last CRC byte has been written on the diskette. These status bits are placed in the A register just before control is returned to the calling program. The carry flag is conditionally set from these bits. The details of this status information can be seen below.

"DWRITE" REGISTER A ERROR BITS




- Branching to this routine will initiate a bootstrap load DBOOT operation from the floppy disk. 128 bytes of data will be read (single density mode) into the first half of the 4th page of the Disk Jockey RAM (normally 344:000Q or E400H). The bootstrap routine terminates with a branch to the first location of this block. Typically sector 1 of track zero will contain another bootstrap program whose job it is to load a Disk Operating System (DOS) such as Disk/ATE or CP/M. If the bootstrap read is not successful, control is passed to the DSKERR utility which is described below. Before sector one is read into memory, various memory locations of the Disk Jockey RAM are initialized. Also DBOOT goes through a several second delay to insure that the system is stable. order to effect an orderly start-up sequence, DBOOT does not require that the drive have a diskette in place when it is called. If the drive is not ready when DBOOT is called, it falls into a loop that turns on the LED at the top of the controller and slowly pulses the activity light at the front of the drive. This was done so that DBOOT could be started before a diskette was inserted in the drive. When a diskette has been inserted, the door should be closed just AFTER the activity light has been pulsed.

DMAST - This subroutine loads the B-C register pair with the current value of the DMA address recorded in the Disk Jockey RAM.

STATUS - This subroutine loads the B register with the sector number involved in the last disk transfer operation. It loads the C register with the track number the head is currently positioned over. Finally, it loads the A register with a bit pattern indicating the drive involved in the last disk transfer operation, the length of the sectors on the current track, the side specified by the last SETSID call, the density of the data during the most recent disk transfer operation, and whether the drive selected during the most recent disk operation was double sided WITH double sided media in place. The details of how this information is encoded in the A register is presented below.

A REGISTER BIT PATTERN



DRIVE MSB	DRIVE LSB	DRIVE NO.
0	0	DRIVE A
0	1	DRIVE B
1	0	DRIVE C
1	1	DRIVE D
1		

SIDE	SIDE						
BIT	SELECTED						
0	SIDE 0 SIDE 1						

SECTOR LENGTH MSB	SECTOR LENGTH LSB	SECTOR LENGTH	DENSITY
0	0	128	SINGLE
0	1	256	DOUBLE
1	0	512	DOUBLE
1	1	1024	DOUBLE

DENSITY BIT						
0	SINGLE					
1	DOUBLE					

DOUBLE SIDED = 1 Indicates double sided drive and diskette

DSKERR - Calling this routine will put the CPU into a loop which will cause the LED (Light Emitting Diode) at the top left portion of the controller board to flash on and off at intervals of about a second. This routine takes no parameters and will not return-- its primary usefulness is to indicate when a hard error has occured during the bootstrap load operation.

RECAP OF REGISTER A ERROR BITS

"SETDMA"	7	6	5	4	3	2	1	0	BIT
DMA ADDRESS				.CE					

"DREAD"	7	6	5	4	3	2	1	Ō	BIT
NOT READY ILLEGAL DMA ADDR ILLEGAL SECTOR/R CRC ERROR LOST DATA DATA REQUEST BAD DATA FORMAT		RD NOT	FOUNI	o_					

"DWRITE"	7	6	5 I	4	3	· 2	1 _	0	BIT
NOT READY WRITE PROTECTE ILLEGAL DMA AD ILLEGAL SECTOR CRC ERROR LOST DATA DATA REQUEST BAD DATA FORMA	DR /RECOR	D NOT	FOUNI	D_					

DISKETTE INITIALIZATION

Before a new diskettte can be successfully used, it must be initialized. Most diskettes are sold pre-initialized. However, it is sometimes necessary to reinitialize a diskette. The process of initializing a diskette involves writing the header field of every sector of every track onto the diskette. None of the subroutines described in the section above can be used to write these header fields. This is a safety measure to ensure that an erroneous branch to the firmware EPROM cannot reinitialize a diskette, destroying all the data recorded on it. The initialization function for diskettes is typically provided by a command included in the Disk Operating System. CP/M diskettes furnished by Morrow Designs contain a command called FORMT# to allow the user to format diskettes in any of the four IBM compatable formats.

UTILIZING DISK JOCKEY FIRMWARE

Data transfers to and from the disk must be preceded by calls to certain Disk Jockey routines. The function of these routines is to set up parameters that will be used during the transfer. The following procedure is suggested:

- 1) Select the drive to be involved in the transfer. This is accomplished by calling the routine "SELDRV" with the proper drive number in register C. The drive need not be selected before every transfer. A drive once selected will remain selected until another drive is specified. For 2-headed drives, the side of a drive should be specified by calling the SETSID routine with the desired side number in the C register.
- 2) If the drive has not been accessed before, the read/write head of the drive is in an unknown position. To initialize the drive a call should be made to "TKZERO" in order to bring the head to track zero.
- 3) Set the DMA address. This involves calling the routine "SETDMA" with the correct value in the B-C register pair. It is not necessary to set the DMA address before every data transfer. If data is always being read into the same area of memory, then only one "SETDMA" call need be made.
- 4) Set the read/write head over the desired track. This involves a call to "TRKSET" with the desired track number in register C. It is only necessary to call the "TRKSET" routine when changing tracks. If the data transfer involves the same track as the previous transfer then no call to "TRKSET" should be performed.
- 5) Set the desired sector number. The sector can be set by calling "SETSEC" with the correct sector number in register C. If the sector has not changed since the previous "SETSEC" call, as with a read-modify-write sequence, then this routine may be skipped.
- 6) Read or write the desired sector. The controller can now be commanded to read or write to the disk by calling "DREAD" or "DWRITE".

The order in which these operations occur is not important with the exception that the "DREAD" or "DWRITE" routine must be called last.

Suppose sectors 5, 6, 7 and 8 of track 12, drive 1 are to be read to or from memory starting a location 7:000Q (700H). The following programs will do this:

Utilizing Disk Jockey Firmware
Example of Disk Read

001:000	Ø61	356	346	1	READ	LXI	SP,2ØØH	set up the stack
001:003	257			2		XRA	A	select drive A
001:004	117			3		MOV	C,A	
001:005	315	363	341	4		CALL	SELDRV	
001:010	315	362	341	5		CALL	TKZERO	recalibrate the head
001:013	Ø16	Ø14		6		MVI	C,12	seek the head to
001:015	315	313	342	7		CALL	TRKSET	track 12
001:020	ØØl	ØØ5	Ø Ø 4	8		LXI	B,4:005Q	sector count&number
001:023	3Ø5			9		PUSH	В	save sector cnt#
001:024	ØØl	ØØØ	160	1 Ø		LXI	в,7000Н	set up read address
001:027	315	Ø11	342	11	LOOP	CALL	SETDMA	
001:032	3Ø1			12		POP	В	restore sect to read
001:033	3Ø5			13		PUSH	В	
001:034	315	156	342	14		CALL	SETSEC	set up sect to read
001:037	315	Ø42	342	15		CALL	DREAD	read the sector
001:042	332	Ø7Ø	ØØ1	16		JC	ERROR	test for error
001:045	3Ø1			17		POP	В	restore sect cnt#
ØØ1:046	ØØ5			18		DCR	В	update count
001:047	312	Ø73	001	19		JZ	DONE	
001:052	Ø14			20		INR	C	update sector number
001:053	3Ø5			21		PUSH	В	save count&number
001:054	315	352	341	22		CALL	DMAST	dma address into B-C
001:057	Ø41	ØØØ	001	23		LXI	н,100н	add sector size to
001:062	Øll			24		DAD	В	current address
001:063	345			25		PUSH	Н	new address into B-C
001:064	3Ø1			26		POP	В	
ØØ1:Ø65		Ø27	001	27		JMP	LOOP	continue reading
	3Ø3	Ø7Ø	001	28	ERROR	JMP	ERROR	error stop
001:073	3Ø3	Ø73	001	29	DONE	JMP	DONE	

Utilizing Disk Jockey Firmware
Example of Disk Read

Ø1ØØ Ø1Ø3 Ø1Ø4	31 EE E6 AF 4F	2 3	READ	LXI XRA MOV	SP,2ØØH A C,A	set up the stack select drive A
Ø1Ø5 Ø1Ø8	CD F3 E1 CD F2 E1	4 5		CALL	SELDRV	
Ø100 Ø10B	ØE ØC	5 6		CALL MVI	TKZERO	recalibrate the head
ØlØD	CD CB E2	7		CALL	C,12 TRKSET	seek the head to track 12
0110	Ø1 Ø5 Ø4	8		LXI	B,4:005Q	sector count&number
Ø113	C5	9		PUSH	В	save sector cnt#
Ø114	Ø1 ØØ 7Ø	10		LXI	В,7000Н	set up read address
Ø117	CD Ø9 E2		LOOP	CALL	SETDMA	•
ØllA	C1	12		POP	В	restore sect to read
Ø11B	C5	13		PUSH	В	
ØllC	CD 76 E2	14		CALL	SETSEC	set up sect to read
Ø11F	CD 22 E2	15		CALL	DREAD	read the sector
0122	DA 38 Ø1	16		JC	ERROR	test for error
Ø125	C1	17		POP	В	restore sect cnt#
Ø126	Ø 5	18		DCR	В	update count
Ø127	CA 3B Ø1	19		JΖ	DONE	•
Ø12A	ØC	20		INR	С	update sector number
Ø12B	C5	21		PUSH	В	save count&number
Ø12C	CD EA El	22		CALL	DMAST	dma address into B-C
Ø12F	21 ØØ Ø1	23		LXI	н,100н	add sector size to
Ø132	Ø9	24		DAD	В	current address
Ø133	E5	25		PUSH	Н	new address into B-C
Ø134	Cl	26		POP	В	men address thes be
Ø135	C3 17 Ø1	27		JMP	LOOP	continue reading
Ø138	C3 38 Ø1		ERROR	JMP	ERROR	error stop
Ø13B	C3 3B Ø1		DONE	JMP	DONE	01101 300p

Utilizing Disk Jockey Firmware

WRITE:

The following program writes from memory starting at 200:000Q (8000H) onto tracks 4,5, and 6 of disk drive 1.

		001:104	257 315 315 315 315 315 315 315 315 315 315	363 362 000 011 004 112 313 001 352 000 011 166 123 107 035 112 007 023 104	341 341 177 342 ØØ1 342 Ø32 341 ØØ1 342 342 ØØ1	1 2 3 4 5 6 7 8 9 1 0 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 27 28 29 31 33 33 34 35 36 37 37 37 37 37 37 37 37 37 37 37 37 37	TLOOP SLOOP DONE ERROR TEMP	LXI XRA MOV CALL CALL LXI CALL MVI STA MOV CALL LXI PUSH CALL LXI DAD PUSH CALL JC POP INR DCR JNZ LDA INR CPI JMP JMP DB	SETDMA A,4 TEMP C,A TRKSET B,32:001Q B DMAST H,100H B SETDMA B SETSEC DWRITE ERROR B C B SLOOP TEMP A 7 TLOOP DONE ERROR	save sect and count get current address update to next sect move address to B-C set up new address restore sect cnt# set up next sector write the data test for error recover sect cnt# update sector update count get current track update track check if all done continue to next trk
30	36				DDI	35		DB	Ø	track storage

Utilizing Disk Jockey Firmware

WRITE:

The following program writes from memory starting at 200:000Q (8000H) onto tracks 4,5, and 6 of disk drive 1.

ØlØØ	31 EE	E6	1	WRITE	LXI	SP,2ØØH	set up the stack
Ø1Ø3	AF		2		XRA	A	select drive A
0104	4F		3		MOV	C,A	
0105	CD F3	El	4		CALL	SELDRV	
0108	CD F2		5		CALL	TKZERO	recalibrate the head
Ø1ØB	01 00		6		LXI	B.8000H-10	ØH set initial adrs.
ØlØE	CD Ø9		7		CALL	SETDMA	
Ø111	3E Ø4		8		MVI	A, 4	initial track number
Ø113	32 4A		9	TLOOP	STA	TEMP	save track number
Ø116	4F		ĺØ	12001	MOV	C,A	seek to correct trk
Ø117	CD CB	F2	11		CALL	TRKSET	
ØllA	Ø1 Ø1		12		LXI	B,32:001Q	sector count&number
ØllD	C5	177	13	SLOOP	PUSH	В	save sect and count
ØllE	CD EA	្រា	14	BEGGI	CALL	DMAST	get current address
Ø1121		Ø1	15		LXI	н,100н	update to next sect
Ø121 Ø124	Ø9	υı	16		DAD	В	apaace to none bee
Ø124 Ø125	Б5		17		PUSH	H	move address to B-C
Ø125 Ø126	C1		18		POP	В	move address to b c
		n o			CALL	SETDMA	set up new address
Ø127	CD Ø9	£ Z	19				restore sect cnt#
Ø12A	C1		2Ø		POP	В	restore sect cheandm
Ø12B	C5	D O	21		PUSH	В	act up pout acator
Ø12C	CD 76		22		CALL	SETSEC	set up next sector write the data
Ø12F	CD 53		23		CALL	DWRITE	
Ø132	DA 47	ØI	24		JC	ERROR	test for error
Ø135	C1		25		POP	В	recover sect cnt#
Ø136	ØC		26		INR	C	update sector
Ø137	Ø5		27		DCR	В	update count
Ø138	C2 1D		28		JNZ	SLOOP	
Ø13B		Ø1	29		LDA	TEMP	get current track
Ø13E	3C		3Ø		INR	A	update track
Ø13F	FE Ø7		31		CPI	7	check if all done
0141	C2 13		32		JNZ	TLOOP	continue to next trk
0144	C3 44		33	DONE	JMP	DONE	
0147	C3 47	Øl	34	ERROR	JMP	ERROR	error exit
Ø14A	ØØ		35	TEMP	DB	Ø	track storage
			36				

DISK SYSTEM SOFTWARE

An assembled Disk Jockey 2D is part of a DISCUS 2 system and is also accompanied by a copy of CP/M. The supplied CP/M is tailored to the I/O on the Disk Jockey 2D controller. CP/M expects that a serial TTY/RS-232 terminal is connected to P2 (serial port) of the Disk Jockey. CP/M is supplied on a write protected diskette (notch open) which should be kept that way. DO NOT COVER THE NOTCH ON THE DISKETTE. The system is designed to self load when the disk is placed in drive A and a branch is made to 340:000Q (E000H). The CP/M diskette is accompanied by a series of manuals describing how to back-up a CP/M diskette.

Copies of CP/M which are purchased through Morrow Designs are supplied on a diskette which loads into the system through the use of the bootstrap loader DBOOT. To use DBOOT the system should be turned on and the CPU's program counter should be initialized to 340:000Q (E000H) either from the front panel of the computer or through jump-start logic either on the controller or on some other board in the system. A 2-3 second delay occurs when DBOOT is called so that the system has time to stabilize before the disk is accessed. Power should be applied to the that are connected to the Disk Jockey controller at or before the time it is supplied to the CPU. However the system should be given time to stabilize before a diskette is inserted a drive. DBOOT always loads from drive A. If a diskette is not in place when DBOOT is started, the activity light at the front of drive A is slowly pulsed to indicate that the bootstrap loader is waiting for a diskette to be inserted in the drive and the door to be closed. The proper time to close the door is just AFTER the activity light has flashed. Shortly after the door is closed the drive signals the controller that it is ready and a loader program on sector one of track zero is read into the Disk Jockey RAM. When DBOOT is finished, it transfers control to this secondary loader.

Illustrated below are the details of the pin connections of Pl and P2. In both illustrations, the top of the circuit board is to the right of the drawing. The end pins of both connectors are numbered on the silk screen legend of the PC board. Note that all disk interface signals are active low.

					P 	1		
				50	*	*	49	GND
				48	*	*	47	GND
	P2		-DISK DATA	46	*	*	45	GND
			-WRITE PROTECT	44	*	*	43	GND
RS232 GROUND	*	1	-TRACK ZERO	4 2	*	*	41	GND
RS232 INPUT	*	2	-WRITE GATE	40	*	*	39	GND
RS232 OUTPUT	*	3	-WRITE DATA	38	*	*	37	GND
TTY+ INPUT	*	4	-STEP	36	*	*	35	GND
TTY- INPUT	*	5	-DIRECTION	34	*	*	33	GND
TTY+ OUTPUT	*	6	-DRIVE SELECT 4	32	*	*	31	GND
TTY- OUTPUT	*	7	-DRIVE SELECT 3	30	*	*	29	GND
	` -		-DRIVE SELECT 2	28	*	*	27	GND
			-DRIVE SELECT 1	26	*	*	25	GND
			-SECTOR	24	*	*	23	GND
			-READY	22	*	*	21	GND
			-INDEX	20		*	19	GND
			-LOAD HEAD	18	*	*	17	GND
			-IN USE	16	*	*	15	GND
				14	1	*	13	GND
				12	1	*	11	GND
			-TWO SIDED	10	} "	*	9	GND
				8	1	*	7	GND
				6		*	5	GND
				4		*	3	GND
				2	*	*	1	GND

General

This section is included for those users of the Disk Jockey 2D who have purchased a copy of CP/M Vers. 1.4 from a source OTHER than Morrow Designs. Copies of CP/M sold through Morrow Designs have the necessary I/O routines to interface CP/M to the Disk Jockey controller and to the DJ2D's serial I/O facility. These patches will help create a SINGLE DENSITY CP/M diskette-NOT a double density one. Though this may seem of marginal interest at first glance, we would point out that this section, combined with the software listings provided in the back of this manual, constitutes an excellent example of interfacing the Discus 2D to a significant disk operating system.

At the end of this section are two listings which are designed to allow the Disk Jockey to be interfaced with the Digital Research CP/M operating system. This can be done with a minimum of effort.

The first listing is the so called "cold start loader" which is used to bring CP/M in from the disk. It also has code which will allow the user easily to write a modified version of CP/M out on the disk. There is even a small routine which writes the "cold start loader" itself on sector 1 of track 0.

The second listing is CBIOS software (Custom Basic Input-Output System) which is the interface between CP/M and the Disk Jockey controller. The general idea is to key in the cold start loader, use the loader to bring CP/M in from a diskette, enter the CBIOS code and, finally, use the cold start loader to save everything out on a clean diskette.

The "Cold Start Loader"

There are three parts to the cold start loader. LOAD is at address 347:000Q (0E700H) and is designed to read CP/M into memory from location 51:000Q (2900H) to 77:377Q (3FFFH). After loading CP/M, the LOAD routine branches to location 76:000Q (3E00H) which is a routine that initializes several memory locations, prints a sign-on message, and then branches to CP/M proper.

SAVE is at location 347:111Q (0E749H) and is the reverse of LOAD. SAVE writes out on the disk starting at track 0 sector 2 all memory locations between 51:000Q (2900H) and 77:377Q (3FFFH). After performing this operation, SAVE comes to a dynamic halt at STALL 347:133Q (0E75BH).

INTLZ is a short routine which writes locations 347:000Q (0E700H) through 347:177Q (0E77FH) on sector 1 of track 0. Thus, once the cold start loader is keyed into memory, it can save itself at the right location on the disk.

*CP/M is a trademark of Digital Research

CBIOS

The standard version of CP/M is designed to run with the Intel MDS development system and floppy disk interface. Most of the CP/M system software is completely independent of the particular 8080 hardware environment in which it happens to be running. However, there is a certain part which must be tailored to the hardware of the host system. This hardware dependent software is completely contained on pages 76 and 77 of CP/M memory (assuming the standard 16K version). CP/M can be made to run on different hardware by changing the software on pages 76 (3E00H) and 77 (3F00H). The CBIOS software which is supplied with the Disk Jockey is designed to let CP/M run when an eight inch full sized floppy disk is attached to the Disk Jockey controller that is plugged into an S-100 main frame.

Patching CP/M

Before actually performing any of the steps below, the Disk Jockey should be plugged into an S-100 bus mainframe, and an 8" disk drive should be connected to the controller. Be sure to observe correct cable orientation. You should have on hand two diskettes: one with CP/M and a blank one that has been formatted. A copy of CP/M which will run on the Disk Jockey will be constructed on the blank disk before any changes are attempted on the original CP/M disk. As a precaution, the diskette with the CP/M binary should have a write protect notch and this notch should NEVER be covered during the following steps.

Step I:

Plug in the controller. Connect the disk to the controller and turn on the the CPU and the disk drive. Do NOT put a diskette in the drive at this time.

Step II:

Be sure the drive is on and the door is OPEN. Initialize the CPU's program counter to 340:000Q and start the machine. After a several second delay, the LED at the top of the controller should turn on and the activity light (if one is present) on the front of the drive should flash briefly every several seconds. Various memory locations in the Disk Jockey RAM are now initialized and the firmware is ready to perform disk transfer operations. Stop the CPU.

Step III:

Enter the "cold start loader" into memory starting at location 347:000Q (0E700H). The instructions will extend from 347:000Q (E700H) to 347:177Q (0E77FH), filling most of the first half of the last page of RAM on the controller.

PATCHES FOR CP/M*

Step IV:

Set the program counter of the CPU to location 347:142Q (0E762H), but do NOT start the CPU yet.

Step V:

Insert the BLANK diskette into the drive and close the door. Be sure that the diskette is NOT write protected. (An 8" write protected diskette has a notch near the corner of the diskette diagonally oppoiste the labled corner.) If this notch is missing or covered, the diskette is not write protected. Be sure the diskette is inserted right side up. On a Disk Jockey system, the label will be on the top. The diskette is inserted in the drive with the label held bewteen the thumb and forefinger.

Step VI:

Start the computer. The drive activity light (if one is present) will come on, the head will load and step out to track 0 unless it is there already. After sixteen revolutions of the diskette, the head will unload and the activity light will go off.

Step VII:

Stop the CPU. It should be in the tight loop JMP DONE -- 303 171 347 octal (C3 79 E7 hex). The cold start loader has been written on sector 1 of track 0.

Step VIII:

Remove the diskette from the drive.

Step IX:

Change location 347:001Q (0E701H) from 000Q (00H) to 133Q (5BH) and change location 347:002 (0E702H) from 76Q (3EH) to 347Q (0E7H).

Step X:

Initialize the program counter of the CPU to 347:000Q (E700H) but do NOT start the machine.

Step XI:

Insert the CP/M diskette and be sure that the write protect notch is not covered. Close the door securely

Step XII:

Start the CPU. The head will load and after a second or two the head will step to track 1. Wait for the head to unload and the activity light to go off. CP/M has been loaded into memory between 51:000Q (2900H) and 77:377Q (3EFFH).

Step XIII:

Enter the CBIOS code starting at 76:000Q (3E00H). Be sure to check that the code has been entered correctly.

Step XIV:

Initialize the program counter of the CPU to 347:111Q (E749H) but do NOT start the CPU.

Step XV:

Take the diskette which has the cold start loader on track 0 sector 1 and place it in the drive. Be sure that this diskette is still write enabled (the notch should be covered).

Step XVI:

Start the CPU. The head should load, return to track 0 and write the better part of tracks 0 and 1 before it unloads. After the head unloads, remove the diskette and remove the write enable tab from the diskette. Stop the CPU. The CPU should be executing the JMP STALL instruction -- 30 3 133 347 octal (C3 5B E7 hex).

Step XVII:

Connect a terminal to the serial port of the Disk Jockey and adjust the baud rate, parity, stop bits, and word length of the terminal and controller so that they match.

Step XVIII:

Inspect the diskette which was removed in step XVI. Be sure that the write protect notch is NOT covered. Insert the diskette in the drive once again. Initialize the CPU's program counter to 340:000Q (E000H) and start the machine. After a few seconds the terminal should print:

16K CP/M VERS/1.4

After a few more seconds the prompt should appear:

A>

A Disk Jockey version of CP/M is now up and running. After this new version of CP/M has been tested (as documentated in the CP/M manual), Steps I through XVII can be used to alter the original CP/M diskette if desired.

HARDWARE LEVEL REGISTERS

Users desiring a greater level of control over the floppy disk or serial interface may wish to refer directly to the I/O device registers on the DJ from their 8080 or Z80 program. There are fourteen one-byte registers— five of them read only, six write only and three read/write. The registers have eight memory addresses on the S-100 bus with a different register being selected during a read operation and a write operation when the addressed register is read only or write only.

The 1791/8866 controller comprises one of the read only registers (status register), one write only register (command register), and all three of the read-write registers (track, sector, and data registers). The uses of these registers will be touched on only briefly here as there is included in the documentation a detailed data sheet describing the way in which the 1791/8866 controller functions.

The 1602 UART comprises two of the read only registers (input data and status registers) and one of the write only registers (output data). As with the 1791/8866, we do not describe these registers in great detail since a data sheet for the 1602 is also included in the documentation.

The 1791/8866 controller has a negative logic data bus. For this reason the internal bidirectional data bus of the DJ board is also negative logic. However, the bus of the 1602 UART is positive logic. This means that when references are made to the UART registers, the signal levels are opposite to what one would normally expect. In practice then, one should always invert data just before it is written into the UART output register; likewise, data read from the UART should be inverted before it is interpreted.

READABLE REGISTERS

Register 0 - The inverted UART data output register
Location 343:370 (E3F8 hex) standard Disk Jockey:

Data is stored in this register by the UART after it has been assembled from the serial data input stream. When a new character is assembled and transferred to this register, the UART sets the DR (Data Ready) flag. When this register is read by the CPU, the DR flag is reset by the UART hardware.

Register 1 - The inverted UART status register
Location 343:371 (E3F9 hex) standard Disk Jockey

Only the low order five bits of this register have any significance. The meaning of these bits is presented below. The 1602 data sheet should be referred to for a more detailed discussion of these bits. We shall list these signals using their positive logic mnemonics with the understanding that the actual signals read will be the negation of these mnemonics.

INVERTED UART STATUS BITS

4 3 2 1 0
FE | | | PE
TBRE | OE

FE = Framing Error


TBRE = Transmitter Buffer Register Empty

DR = Data Ready
OE = Overrun Error
PE = Parity Error

Register 2 - Disk Jockey status register
Location 343:372 (E3FA hex) standard Disk Jockey

This register contains bits that identify the current status of the Disk Jockey and the currently selected drive. Only the six low order bits have any significance in this register. The meanings of these bits are presented below:

DISK JOCKEY STATUS REGISTER



Bits marked with an asterisk reflect the current state of the status lines from the currently selected floppy disk drive. For a detailed specification of these signals see the documentation that accompanys the floppy disk drive. If no drive is currently selected or if the head is not loaded these bits are all high.

- READY This bit is a 1 when the currently selected drive is powered up with a diskette in place and the door closed.
- INDEX This line reflects the status of the INDEX line from the floppy disk drive. It goes to a l once per revolution of the diskette.
- N2SIDED- This line is a 0 when a double sided drive is connected to the controller AND there is a double sided diskette in place in the drive with the door closed.
- HEAD When this line is a 1 the head of the currently selected floppy disk drive is loaded.
- DATARQ When this line is a 1 the data request line from the 1791/8866 controller is high and the controller is requesting that its data register be read from or written to. When the data register is referenced, this line will change to a 0.

- INTRQ The 1791/8866 controller sets this line to a one whenever it has completed a command and is no longer busy. This line is reset by a reference to the command register or the status register of the 1791/8866 controller.
- Register 3 Not currently used
 Location 343:373 (E3FB hex) standard Disk Jockey
- Register 4 1791/8866 controller status register Location 343:374 (E3FC hex) standard Disk Jockey

This is the status register of the 1791/8866 controller. The meaning of the bit patterns of this register varies depending upon the command that the controller is executing or has executed. See the 1791/8866 data document for a detailed discussion of this register.

WRITE ONLY REGISTERS


Register 0 - The inverted UART data input register location 343:370 (E3F8 hex) standard Disk Jockey

Inverted data is stored is this register by the CPU for serial output by the UART. The UART transfers the data from this register to an internal parallel load serial output register where the start bit optional parity bit and the stop bits are appended to the data. Whenever the UART empties register 0, the TBRE status bit is raised to inform the CPU that it is possible to output more data to the UART.

Register 1 - Disk Jockey drive control register location 343:371 (E3F9 hex) standard Disk Jockey

This is an eight bit register that is used to select one of four possible drives that can be connected to the controller, select side one or side two for double headed drives, enable or disable the interrupt control capabilities of the controller, enable or disable the stall logic of the controller during data accesses to the 1791/8866's data register, and set or clear the master reset pin of the 1791/8866 controller and the VCO oscillator. During power-up and system bus resets, is register is initialized so that it is as if ones had been written in all eight bits. The specific nature and use of the bits in this register is presented below:

DRIVE CONTROL REGISTER



- When a one is stored in this bit, the master reset pin RESET of the 1791/8866 is active and the controller chip is in a reset condition and will not accept any commands. The Voltage Controlled Oscillator of the Phase Lock Loop is also disabled and the Phase Lock Loop will not process any data to produce data windows for the This bit is used to reinitialize the 1791/8866. 1791/8866 in the event that the micro-program in the controller chip becomes confused and gets lost trying to read bad data. When a zero is stored in this bit (after a one value) the VCO of the Phase Lock Loop will properly start and the 1791/8866 will execute a home command and place itsef in a state to accept commands.
- When the CPU references the 1791/8866's data register AENBL during a data transfor, the PREADY line (S-100 bus line 72) is brought low which puts the processor in a wait state. The CPU remains in this state until the 1791/8866 raises its DATA REQUEST line. This mode of operation dispenses with the usual status test during data transfers and makes it possible for the Disk Jockey to run at double density speeds without having to use a DMA channel. However, there are times when the CPU needs access to the data register even though the DATA REQUEST LINE is low and will stay low (just before a seek command is issued, for example). When the AENBL bit is a one, the stall logic that usually governs accesses to the 1791/8866's data register is This allows the CPU to have access to this disabled. register as if it were a normal memory location. However, before the Disk Jockey can move data to or from the floppy disk drive, this bit must be a zero so that the CPU can synchronize its data transfers to the 1791/8866 controller.
- INTDSBL When this bit is a zero, the interrupt request line of the 1791/8866 controller is enabled to request interrupts on the S-100 system bus. When this bit is a one, no interrupts can be generated by the controller. The user should consult the 1791/8866 data sheet for a thorough understanding of the chip's interrupt request line.
- SIDE 0 When a double headed drive is connected to the Disk Jockey, a zero in this bit will enable head 1 whenever the drive is selected. A zero will enable head 0. If a single headed drive is selected, this bit has no effect on the drive.
- NDRIVED When this bit is a zero and the head isloaded, the fourth or last drive is selected. A one written in this bit will deselect the last drive.

Hardware level registers


- NDRIVEC This is the drive select bit for the third drive connected to the Disk Jockey. A zero selects the third drive when the head is loaded while a one deselects the third drive.
- NDRIVEB The drive select bit for the second drive connected to the Disk Jockey. When the head is loaded, a zero in this bit will select the second drive while a one will deselect it.
- NDRIVEA The drive select bit for the first drive connected to the Disk Jockey. A zero in this bit will select the first drive when the head is loaded and a one will deselect it.

Only one of the four low order bits of this register should ever be a zero. If more than one of these bits are zero, loading the head will select more than one drive and cause data errors during reads and possible head position errors on seeks.

Register 2 - The Disk Jockey function register
Location 343:372 (E3FA hex) standard Disk Jockey

Only the low order four bits of this register have any significance. Two bits load and unload the read/write head of the drive, one determines the density mode that the 1791/8866 controller operates at, and the last is used to turn on and off the LED at the top of the PC board. During power-up and system bus reset, this register is initialized so that it is as iff ones had been written in all four bits. The specific function of the various bits in this register is detailed below:

DISK JOCKEY FUNCTION REGISTER



- LEDOFF When a one is stored in this bit, the LED at the top of the circuit board is turned off. A zero will turn the LED on.
- SINGLE When this bit is a one, the DJ board will read and write data to and from the disk in single density. When this bit is a zero, reads and writes are performed in double density.
- HDO, HD1 These two bits control the loading of the read/write head. Their functional character is detailed in the table below.

HD1	HD0	Read/write head function
0	0	head is loaded
0	1	not allowed
1	0	1791/8866 may unload head
1	1	head is unloaded

Register 3 - Not currently used
Location 343:373 (E3FB hex) standard Disk Jockey

Register 4 - 1791/8866 controller command register
Location 343:374 (E3FC hex) standard Disk Jockey

This is the command register of the 1791/8866 controller. There are four different classes of commands and within each class there are a number of separate commands that the controller can execute. See the 1791/8866 data document for a detailed discussion of this register and its use.

READ-WRITE REGISTERS

Register 5 - 1791/8866 track register
Location 343:375 (E3FD hex) standard Disk Jockey

The 1791/8866 controller uses this register as a reference to where the read/write head of the disk drive is positioned. Extreme care should be exercised when writing in this register. If care is not exercised, seek errors may likely occur. See the 1791/8866 data document for a more detailed discussion.

Register 6 - 1791/8866 sector register
Location 343:376 (E3FE hex) standard Disk Jockey

This is the sector register of the 1791/8866 controller. Only one of the commands will cause the 1791/8866 to write in this register. Generally the 1791/8866 uses this register to determine which sector is to be read or written. See the 1791/8866 data document for a more detailed discussion.

Register 7 - 1791/8866 data register Location 343:377 (E3FF hex) standard Disk Jockey

This is the data register of the 1791/8866 controller. Data is written into this register when the controller is writing to the disk. Data is read from this register when the controller is reading from the disk. The desired track number is also written in this register when seek commands are issued to the controller. As before the 1791/8866 data document should be referred to for a more complete discussion

Hardware level registers


FINAL NOTE

The Disk Jockey firmware contains numerous examples illustrating the use of the hardware registers listed above. A comprehensive study of the two Western Digital data documents along with a careful examination of the Disk Jockey firmware will equip the interested user with enough knowledge to control the disk drive at the hardware level.

The purpose of "Bank Selection" is to allow more memory in a system than the CPU can normally address. This is accomplished by assigning a board not only a memory address somewhere within the 64K range of addressable memory, but also a bit position within a special dedicated I/O port - port 40H (100Q). Port 40H is called the "Bank Select Port" and is used by a wide variety of S-100 hardware manufacturers exclusively for this purpose. With this scheme, it is possible to have as much as 524,288 bytes of memory on the S-100 bus without addressing conflicts.

System software and user programs are growing larger each day and it is clear that memory mapped devices such as the Disk Jockey must exercise care in the way that they use S-100 bus memory space. To make way for the increased need for memory space, the Disk Jockey now implements the bank select port, port 40H, so that the 2K of memory space that the board uses can be assigned to any of eight banks within the extended address space on the bus. Another feature of the board is its ability to select or de-select itself during power-on clear or bus resets.

To implement the bank select logic on the board, the user must decide which bit within port 40H will be used to select and de-select the board. This bit is selected by installing a jumper on the board. A decision must also be made as to whether the board should select or de-select itself when POC* (bus line 99) or PRESET* (bus line 75) is active. This decision is made by the installation of another jumper. The details of these two jumper options are presented below:



Factory assembled boards will be shipped with a jumper installed between A and B so that the board will select itself during POC* or PRESET*. If for some reason this choice is not acceptable to the user, it is easy to remove the jumper and install it between A and C. It is necessary that one of the two jumpers always be installed, even if the board is not to be used in a bank select environment. If the bank select logic is not to be used, the jumper should be between A and B. A final note - both jumpers should never be installed simultaneously.

11C 12C

The bank select scheme will provide for eight banks of memory each having 64K bytes. banks are numbered 0 through 7 which correspond to the bit positions in the illustration at the right. The pad just above J3A below should be jumpered to exactly one of the pads to the right. The bit number to the right of the pad will determine the memory bank that the Disk Jockey will reside in. Once this choice is made, the Disk Jockey will be enabled or disabled when the CPU executes an OUT 40H insruction. The pattern in the A register will determine whether the board is selected or not. Suppose, for example, that J3A is connected to bit 7. Then the Disk Jockey will be enabled when the CPU executes an OUT 40H instruction and the A register has a pattern such that bit 7 is a

	*	0	BIT 0
	*	1	BIT 1
	*	2	BIT 2
	*	3	віт 3
	*	4	BIT 4
	*	5	BIT 5
	*	6	BIT 6
	*	7	віт 7
l			
25 LS 25 21	*		74 LS 27 3
	J		
	3 A		
	-		

one. The values of the other bits have no influence on whether the board will be selected or not. If bit 7 is a zero, the board will be deselected. Again, the values of the other bits have no influence. However, for the bank select scheme to work properly, when an OUT 40H instruction is executed, usually only one of the bits in the A register should be a one. In this way, only one bank of memory will be selected at one time.

The bank select logic on the Disk Jockey board can be disabled by removing the 25LS2521 IC from position 11C.

INTERRUPT LOGIC

Whenever the 1791/8866 disk controller chip finishes an operation such as read sector, seek to a track, seek to track 0, etc., it raises an internal interrupt request flag which is brought to the outside world on pin 39 of the device. This flag can be used to inform external hardware that the chip is ready to execute new tasks. The present version of the Disk Jockey controller buffers this signal and makes provision for the user to connect it to any of the nine different interrupt lines available on the S-100 bus.

Presently there is not a great deal of interrupt driven software available for microcomputer systems. However, this will probably change as the user demand for increased system speed and performance begins to be felt by software vendors. It is also fair to say that interrupt driven operating systems are somewhat more complex and require a great deal more thought to implement than operating systems which are not interrupt driven. Operating systems such as UNIX have been designed with interrupts in mind while operating systems such as CP/M were designed before people seriously considered using classic interrupt techniques in a microcomputing environment.

The Disk Jockey interrupt logic is implemented by installing a jumper at the lower left hand area of the circuit board. The jumper should originate at the open pad just to the left of JlA and should connect to ONLY ONE of the pads below the symbols VIO, VII, VI2, VI3, VI4, VI5, VI6, VI7, or PINT. Unless there is a vectored interrupt controller on the bus or on the system's CPU board, the jumper connection should be made to PINT. After the interrupt jumper is installed, interrupts from the 1791/8866 can be enabled or disabled by writing a 0 or 1 in bit 5 of the Disk Jockey drive control register (write only register #1). For the details please refer to the section on Hardware Level Registers. The jumper pad layout for installing interrupts on the DJ board are shown below:

			*	JlA			
							P
V	V				V	V	Ι
Ι	Ι	I	I	I	I		N
1	2				6	7	T
	I	I I	I I I	V V V V I I I I	V V V V V I I I I	IIIIII	V V V V V V V I I I I I I I

BOOT LED

Just to the left of Pl, the right angle header connector for the disk drive, is the boot LED. This LED (light emitting diode) will slowly flash on and off if the DBOOT routine cannot load the bootstrap from the diskette. Since the boot routine does not use any of the terminal I/O logic, this LED is helpful in determining whether a go/no-go attempt at bringing up an operating system is due to faulty I/O hardware and/or drivers or due to some other cause-- memory, diskette media, controller, CPU, etc.

BOOTING WITHOUT A DISKETTE

If no diskette has been placed in Drive A and a boot is attempted (as is often the case during a power-on-jump when the system is first powered up), the red activity light at the front of the Drive A will flash on briefly about once every second and the boot LED will turn on without flashing. It is possible to execute a bootstrap load in this mode. Insert a system diskette into Drive A. Do not lower the door, but push the diskette into the drive far enough so that it locks into place (the higher the drive door, the easier for the diskette to lock into place). Wait for the activity light at the front of the drive to flash on and off and, when it goes off, close the drive door. The system will boot the next time the drive activity light goes on.

POWER STABILIZATION

Whenever the bootstrap load DBOOT routine is called, the head on Drive A will not load (as evidenced by the drive activity LED at the front of the drive) for a second or two. There is a built in delay in DBOOT to make sure that all components of the system are stable and have finished any reset processes that may occur when the system encounters an active POC* (negative logic power-on-clear) or PRESET* (negative logic bus reset) signal. This delay precaution is especially important when power is first applied to a system which does a power-on-jump to the controller.

PHANTOM LOGIC

The DJ will respond to the PHANTOM* line (S-100 pin 67) if paddle 6 of switch 1 is placed in the 'on' position. This paddle is the third from the top of the LEFT switch which is at position 5D on the circuit board. The Disk Jockey controller will become de-selected when the PHANTOM* is active (logic zero) if this paddle is on. If this paddle is placed in the 'off' position, the DJ controller will ignore the PHANTOM* line. In order for the Power-on Jump feature of the controller to work on a SOL computer, the PHANTOM* switch must be on.

The DJ can also generate PHANTOM* whenever the prom or ram on the DJ is accessed. This feature can be used to disable other memory boards in the system which may conflict with the memory address of the DJ. To enable this feature install the jumper J2 on the circuit board. With jumper J2 installed the DJ will drive the PHANTOM* line low (active state) whenever the address on the S-100 bus matches the addresses occupied by the DJ. Note that if jumper J2 is installed AND the PHANTOM* enable switch is on the DJ will never become selected. Only one of the PHANTOM* options of the DJ can be used at a time.

4 MHz OPERATION

The Disk Jockey controller has been designed to work at all three of the most common S-100 bus speeds: 2 MHz, 4 MHZ, and 5 MHz. However, at bus speeds in excess of 2 MHz, the 2708 EPROM on the board may not function properly unless a wait state is inserted during fetches to this part. The DJ has been designed to automatically insert ONE wait state in bus cycles which read data or instructions from the 2708 EPROM if paddle 7 of switch 1 is in the 'on' position. If this paddle is in the 'off' position no wait states will be generated during fetches from the 2708 EPROM.

Whenever the Disk Jockey is operating in a system that has a CPU clock speed faster than 2 MHz, paddle 7 of switch 1 MUST be in the 'on' position. If the Disk Jockey is operating with a CPU that is running a 2MHz or slower, paddle 7 of switch 1 MUST be in the 'off' position. This paddle is the second from the top of the LEFT switch at location 5D on the circuit board.

The Disk Jockey controller has the ability to generate addresses on the system S-100 bus when power is first applied or when a system reset is active. This address generating ability will force the CPU to branch to the DBOOT routine on the DJ board so that the system will boot an operating system into memory. There are six paddles on switch 1 at board position 5D which control the power-on jump logic of the controller. Paddle 8, at the top of the switch enables or disables the power-on jump circuitry. The logic is enabled if the paddle is in the 'on' position and disabled if the paddle is in the 'off' position. If the logic is disabled, the settings of the other five paddles are not important. If the logic is enabled, the settings of the rest of the paddles informs the CPU of the starting address of the Disk Jockey controller within a 64K reigon of memory. Since the controller uses 2K of address space which starts on a 2K boundary, it is necessary to specify the 5 high order address bits to affect a branch to the controller. The remaining 5 paddles on switch 1 program these 5 high order address bits. These switches are arranged in ascending order:

Paddle 5 programs address bit 11 - on for low, off for high Paddle 4 programs address bit 12 - on for low, off for high Paddle 3 programs address bit 13 - on for low, off for high Paddle 2 programs address bit 14 - on for low, off for high Paddle 1 programs address bit 15 - on for low, off for high

These paddles occupy the lowest five positions on switch 1 at board position 5D. For a standard DJ board located at E000H (340:000Q), paddles 1, 2, and 3 should be off while paddles 4 and 5 should be on. Below a complete table of switch settings is detailed.

POWER-ON JUMP TABLE


JUMP ADDRESS

SWITCH SETTING

Octal	Hex	SW1-1 (A15)	SW1-2 (A14)	SW1-3 (A13)	SW1-4 (A12)	SW1-5 (All)
000:000	0000	on	on (Ald)	on	on	on
010:000	0800	on	on	on	on	off
020:000	1000	on	on	on	off	on
030:000	1800	on	on	on	off	off
040:000	2000	on	on	off	on	on
050:000	2800	on	on	off	on	off
060:000	3000	on	on	off	off	on
070:000	3800	on	on	off	off	off
100:000	4000	on	off	on	on	on
110:000	4800	on	off	on	on	off
120:000	5000	on	off	on	off	on
130:000	5800	on	off	on	off	off
140:000	6000	on	off	off	on	on
150:000	6800	on	off	off	on	off
160:000	7000	on	off	off	off	on
170:000	7800	on	off	off	off	off
200:000	8000	off	on	on	on	on
210:000	8800	off	on	on	on	off
220:000	9000	off	on	on	off	on
230:000	9800	off	on	on	off	off
240:000	A000	off	on	off	on	on
250:000	A800	off	on	off	on	off
260:000	B000	off	on	off	off	on
270:000	B800	off	on	off	off	off
300:000	C000	off	off	on	on	on
310:000	C800	off	off	on	on	off
320:000	D000	off	off	on	off	on
330:000	D800	off	off	on	off	off
340:000	E000	off	off	off	on	on
350:000	E800	off	off	off	on	off
360:000	F000	off	off	off	off	on
370:000	F800	off	off	off	off	off

CABLE CONNECTIONS

Drives on Discus systems are connected in daisy chain fashion to the controller board, as illustrated below.



As can be seen from the above figure, Drive A is located at one end of the cable and is the only terminated drive on the cable. The location of any additional drives on the cable is not important as long as they are not at the end of the cable. Again, extra drives are not terminated.

Aside from termination, the only physical difference between an "A" and a "B" drive, or between any two differently addressed drives, is the jumper strapping on the PC board of the drives. Strapping a drive for termination and drive selection is documented in the manual which accompanies the drive.

Four different daisy chain cables are available for one, two, three or four drive systems. A daisy chain cable is simply a parallel cable. Not all available connectors on a multiple drive cable need be filled for the system to function. Also, a dual system with drives addressed, say, as "A" and "C" would work fine as long as the operator remembered to refer to the second drive as "C" rather than "B". In other words, the absence of a "B" drive in no way "locks out" the "C" and "D" drives.

The following rule applies to all cable configurations supplied by Morrow Designs:

The 50 pin flat ribbon cable provided with the Discus system should be connected to the Disk Jockey controller board so that the cable extends out over the solder side of the PC board-- not the component side.

Whichever end of the 50 pin flat ribbon cable is chosen to plug into the controller board, that side of the cable which is on the LEFT (closer to the heat sink) as it connects to the controller should be UP as it connects to each and every drive on the system. Thus, Pl pin 50 on the DJ controller board should come in to each disk drive via the top part of the male 50 pin connector attached to the cabinet of each drive. If the LED on the front of the drive comes on upon power up, the cable is on backwards and should be reversed. The LED on the front of the drive should light up only when a command has been issued to load the head.

Any visual "key" such as an arrow or triangle on a connector should be used solely as an aid in implementing the connection scheme described above.

BAUD RATE SELECTION

Paddles 1 to 4 of Switch 2 at the right side of the DJ control the baud rate for the 1602 UART. Sixteen separate baud rates, ranging from 50 to 19,200, are available. The following table lists all possible switch settings for baud rate selection.

SW2-1	SW2-2	SW2-3	SW2-4	BAUD RATE
on	on	on	on	50
on	on	on	off	75
on	on	off	on	110
on	on	off	off	134.5
on	off	on	on	150
on	off	on	off	300
on	off	off	on	600
on	off	off	off	1200
off	on	on	on	1800
off	on	on	off	2000
off	on	off	on	2400
off	on	off	off	3600
off	off	on	on	4800
off	off	on	off	7 20 0
off	off	off	on	9600
off	off	off	off	19200

BAUD RATE SWITCH SETTINGS

WORD LENGTH

Paddle 5 of Switch 2 controls data word length selection for the 1602 UART. Placing paddle 5 in the "on" position sets the word length to 7 bits, while "off" fixes the word length to 8 bits. The table below gives the word length selection settings for the DJ.

WORD LENGTH SELECTION

SW2-5	WORD LENGTH
"on"	7 BITS
"off"	8 BITS

STOP BIT COUNT

SW2-6 controls the number of stop bits, either one or two, which the UART sends after each data word. The "off" position will set the device to two stop bits, and the "on" position to one.

Most devices are extremely tolerant concerning stop bit setting. As a general rule, if a device fails to communicate with the Disk Jockey, it is not because the stop bit setting is incorrect.

STOP BIT COUNT SELECTION

SW2-6	STOP BIT COUNT
"on" "off"	1 STOP BIT 2 STOP BITS

PARITY

If paddle 8 of switch 2 is in the "off" position, the UART will not generate any parity bits at the end of the serial data word. If the paddle is in the "on" position, refer to the table below for the proper parity setting via paddle 7.

PARITY SWITCH SETTING

SW2-7	PARITY
"on" "off"	ODD PARITY EVEN PARITY

FAST REFERENCE FOR DJ2D DIP SWITCHES

Power-on-jump Switch

5D

on off -"on" enables POJ 7 -"on" for 4 MHz -"on" for PHANTOM 6 -ADDR 11 "on" 5 SWl for 0 address -ADDR 12 bits 3 -ADDR13 "off" 2 for 1 -ADDR 14 address 1 -ADDR 15 bits

UART Switch

on o	off	
	8	-"on"= parity/"off"=no
	7	-"on"= odd/"off"=even
	6	-"on"= 1 stop bits
Gran	5	-"on"= 7 bits/"off"=8
SW2	4	-A low order bit
	3	, I
	2	Selection -C "on" = 0 bit
	1	-D high order bit
l		
13C		

[]	1	5" x 10" printed circuit board w/solder mask & legend
[]	1	180 Ohm 1/4 watt 5% resistor brown-grey-brown
[]	2	240 Ohm 1/4 watt 5% resistor red-yellow-brown
[]	1	330 Ohm 1/4 watt 5% resistor orange-orange-brown
[]	2	470 Ohm 1/4 watt 5% resistors yellow-purple-brown
[]	2	560 Ohm 1/4 watt 5% resistors green-blue-brown
[]	1	750 Ohm 1/2 watt 5% resistor purple-green-brown
[]	8	<pre>1k Ohm 1/4 watt 5% resistors brown-black-red NOTE: On early versions of the silk screened legend on the circuit board, a 3.3k Ohm resistor is shown just to the right of IC 6300 at board position 8C. This is an error. This should be a lk Ohm resistor.</pre>
[]	1	1.5k Ohm 1/4 watt 5% resistor brown-green-red
[]	5	3.3k Ohm 1/4 watt 5% resistors orange-orange-red
[]	3	4.7k Ohm 1/4 watt 5% resistors yellow-purple-red
[]	2	6.19k Ohm 1/8 watt 1% resistors blue-brown white-brown
[]	2	10k Ohm 1/4 watt 5% resistors brown-black-orange
[]	1	18.2k Ohm 1/8 watt 1% resistor brown-grey-red-red
[]	1	20.5k Ohm 1/8 watt 1% resistors red-black-green-red
[]	2	27k Ohm 1/4 watt 5% resistors red-purple-orange
[]	1	47k Ohm 1/4 watt 5% resistor yellow-purple-orange
[]	1	54.9k Ohm 1/8 watt 1% resistor green-yellow-white-red
[]	1	86.6k Ohm 1/8 watt 1% resistor white-blue-blue-red
[]	4	lM Ohm 1/4 watt 5% resistors brown-black-green
[]	1	180 Ohm 1/8 watt 5% 9 resistor SIP array SIP3
[]	1	lk Ohm 1/8 wattt 5% 9 resistor SIP array SIP1
[]	2	3.3k Ohm 1/8 watt 5% 9 resistor SIP array SIP2,SIP4
[]	3	33 picofarad 5% silver mica capicators

[1	2	47 picofarad 2% silver mica capicator
[]	2	112 picofarad 2% silver mica capicator
[]	1	470 picofarad 5% silver mica capicator
[]	1	.001 microfarad ceramic disk capicator
[]	1	.01 microfarad mylar capicator
[]	3	1.0 - 2.0 microfarad dipped tantalum capicator
[1	6	1.0 - 4.7 microfarad axial lead tantalum capicators
[]	2	39 microfarad axial lead tantalum capicators
[]	16	ceramic disk capicators - may vary in value from .01 to .1 microfarads depending on current supplies
[]	1	Dual-in-line 50 conductor right angle header Pl
[]	1	Single-in-line 7 conductor right angle header P2
[1	1	3-pin header
[1	1	2-pin header
[]	1	Heat sink for the 7805 regulator at bottom of board
[]	4	6-32 5/16 pan head machine screws
[]	4	6-32 1/4" hex machine nuts
[]	1	5.0688 MHz HU/18 Crystal
[]	1	10.0000 MHz HU/18 Crystal
[}	2	8 position DIP switch arrays 5D,130
[]	1	1N751A 5.1 volt Zener diode
[1	8	1N914/4820-0201 signal diodes NOTE: The silk screened legend on the circuit board shows a group of four diodes just above the 1791/8866 controller at position 14C on the circuit board. These parts are not to be installed and are not furnished with the kit. These parts go with a version of the 1791 controller that Western Digital is not presently making.
[]	1	RL209 light emitting diode
[]	2	2N 3904 transistor

[]	2	2N3906 transistor	
[]	1	8 pin low-profile socket	
[]	15	14 pin low-profile sockets	
[]	13	16 pin low-profile sockets	
[]	3	18 pin low-profile sockets	
[]	7	20 pin low-profile sockets	
[]	1	24 pin low-profile socket	
[]	2	40 pin low-profile sockets	
[]	2	74LS00 quad 2-input NAND gate	2A, 3B
[]	1	74LS02 quad 2-input NOR gate	3A
[]	1	74LS04/LS14 hex inverter	5C
[1	1	7404 hex inverter	2C
[]	1	74LS08 quad 2-input AND gate	7в
[]	1	74LS10 triple 3-input NAND gate	7A
[]	1	74LS30 8-inpur NAND gate	7C
[]	1	74LS32 quad 2-input OR gate	4 C
[]	1	7438/LS38 quad 2-input NAND buffer	8B
[]	5	74LS74 dual D type flip-flop	4A,5A,6A,8A,2B
[]	1	74LS155 dual 1 of 4 decoder	6B
[]	1	74160/LS160/74161/LS161 4 bit counter	6C
[]	1	74175/LS175 4 bit dual rail register	9в
[]	1	74LS221 dual monostable	2D
[]	1	74LS240 octal tri-state inverting buffe	er 10 D
[]	2	74LS244 octal tri-state buffer	6D,8D
[]	1	74273/LS273 octal latch	12C
[1	1	74367/LS367 hex tri-state buffer	13B
[]	4	74368/LS368 tri-state inverting buffer	10B,11B,4D,12B

[]	1	74LS373 octal tri-state buffer/latch	7D
[]	1	74 390/LS 390 dual decade counter	3C
[]	1	81LS96/LS98 octal tri-state inverting buffer	9 D
[]	1	25LS2521 octal comparator	11C
[]	1	96LS02 dual monostable	4B
[]	1	MMI6300/6301/82S129/74S287 4 x 256 PROM	8C
[]	1	MMI6331/82S123/74S288 8 x 32 PROM	3D
[]	1	2708 8 x 1k EPROM	11D
[]	2	2114-3L 4 x lk low power 300NS static RAM	9C,10C
[]	2 1	2114-3L 4 x lk low power 300NS static RAM BR1941/2941/COM5016 dual baud rate generator	9C,10C
			-
[]	1	BR1941/2941/COM5016 dual baud rate generator	13D
[]	1	BR1941/2941/COM5016 dual baud rate generator TR1602/TR1868/MB8866 Uart	13D 14D
[]	1 1 1	BR1941/2941/COM5016 dual baud rate generator TR1602/TR1868/MB8866 Uart FD1791/8866 dual density floppy disk controller	13D 14D 14B
[] [] []	1 1 1	BR1941/2941/COM5016 dual baud rate generator TR1602/TR1868/MB8866 Uart FD1791/8866 dual density floppy disk controller 1448/4558 dual operational amplifier	13D 14D 14B

ASSEMBLY INSTRUCTIONS

WARNING! IMPROPER ASSEMBLY OF THIS KIT WILL VOID THE WARRANTY. READ THESE INSTRUCTIONS CAREFULLY BEFORE ATTEMPTING TO CONSTRUCT THIS KIT

INVENTORY

Make sure that all parts listed in the Parts List have been included. Notify Morrow Designs immediately if any are missing. Also, quickly return all extra parts.

USE BENDING BOARD

With the exception of the axial tantalum capacitors, the 1N751A zener diode, one of the 1/4 watt 240 Ohm resisters, and the 1/2 watt 750 Ohm resistors, all the resistor and diode leads should be bent to .4 inches. The leads of the 750 Ohm resistors should have a spacing of .55 inches. The axial lead tantalum capacitors should be bent to .7 inches. Use of a bending block will give your finished kit a more professional look.

USE SOCKETS

Sockets are provided for every IC on the Disk Jockey.

NO REPAIR WORK WILL BE ATTEMPTED ON ANY RETURNED BOARD WITH ANY IC SOLDERED DIRECTLY TO THE CARD

ORIENTATION

When this manual refers to the bottom of the circuit board it means the side with the gold S-100 edge connectors. Right and left assume a view from the component side of the board which has the silk screen legend.

All IC sockets will either have their pins numbered, have a 45 degree angle across the corner of pin one, or have a deep groove at the top of the socket. On the Disk Jockey, all sockets and all IC's have pin 1 closest to the top left corner of the board.

The tantalum capacitors are polarized. The dipped tantalum cap has a red dot at its positive lead. This lead should be inserted at the side of the oval legend where the "+" sign is located. The 1.0 microfarad capacitor's positive lead is identified by a circular "tit" where it enters the body of the housing. The positive end of the 39 microfarad capacitors is identified by a red band. The silk screen identifies the positive lead of these axial parts with a "+" sign. The by-pass caps, identified on the silk screened legend by an asterisk "*" enclosed by a box, are not polarized. The .01 mylar cap and the

The two DIP switch arrays are to be positioned so that switch paddle number 1 is toward the bottom of the board.

The SIP resistor packs, historically prone to being inserted backwards, should have their white dot nearest the white dot on their respective legends. For SIP2 and SIP4 this means that the white dot should point toward the top of the board. For SIP1, the white dot should point to the left and for SIP3, the dot will point to the right.

The crystals included in this kit have a piece of foam pad attached to their PC board side. When these parts are installed, the protective paper on the back of the pad should be peeled off just before the leads are inserted through the circuit board at the position indicated on the parts legend. The foam pad has an adhesive on it which will hold the crystal to the circuit board. The pad and the adhesive are insulators so that no short circuit can occur when the crystal is installed.

The orientation of the transistors is indicated on the silk screen legend of the circuit board, as is their type number. A very common cause of smoke on power-up is a 2N3906 correctly oriented in the place of a 2N3904 and vice versa.

The black band at one end of the diodes marks the cathode and should correspond to the white arrow point on the legend of the circuit board.

Placing the 50 pin flat cable connector, Pl, upside down is a disaster. The angled pins should go through the circuit board. Only the longer straight pins are long enough to accept the ribbon cable to the disk drive. The I/O connector, P2, should be positioned so that the longer angled pins point toward the top of the board while the shorter straight pins go through the circuit board.

EXAMINE THE BOARD

Visually examine the circuit board for any trace opens or shorts. A concentrated five minute scrutiny will uncover most trace defects. Several hours of scattered, unconcentrated scrutiny generally won't reveal anything. Take special care that no shorts or opens exist on those areas of the circuit board that will be covered by IC sockets. Ohm out any suspicious looking traces for either shorts or discontinuity as appropriate. Return immediately any bare board found to be flawed. Such boards will be replaced under warranty.

SOLDERING AND SOLDER IRONS

The most desirable soldering tool for complex electronic kits is a constant temperature iron with an element regulated at 650 degrees F. The tip should be fine so that it can be brought into close contact with the pads of the circuit board. Such irons are available from Weller and Unger and should be part of any electronics shop.

There are three important soldering requirements for building this kit:

- 1. Do not use an iron that is too cold (less than 600 degrees F) or too hot (more than 750 degrees F).
- 2. Do not hold the iron against a pad for more than about six seconds.
 - 3. Do not apply excessive amounts of solder.

The recommended procedure for soldering components to the circuit board is as follows:

- 1. Bring the iron in contact with BOTH the component lead AND the pad.
- 2. Apply a SMALL amount of solder at the point where the iron, component lead, and pad ALL make contact.
- 3. After the initial application of solder has been accomplished with the solder flowing to the pad and component lead, the heat of the iron will have transferred to BOTH the pad AND lead. Apply a small amount of additional solder to cover the joint between the pad and the lead.

DO NOT PILE SOLDER ON THE JOINT! EXCESSIVE HEAT AND SOLDER CAUSE PADS AND LEADS TO LIFT FROM THE CIRCUIT BOARD. EXCESSIVE SOLDER IS THE PRIMARY CAUSE FOR BOARD SHORTS AND BRIDGED CONNECTIONS.

PARTS INSTALLATION

- [] Install and solder the eight signal diodes (1N914 or equivalent) and clip the excess leads from the parts. Be sure that the black bands of the diodes are positioned to match the arrow points of the white legend of the circuit board.
- [] Install, solder, and trim the lN75lA zener diode.

PROTECT YOUR EYES WHEN YOU CLIP COMPONENT LEADS AFTER SOLDERING

- [] Install and solder all the 1/4 watt resistors in place. Do this in sections so that the leads can be conveniently clipped.
- [] Install, solder, and trim the leads of the 1% precision resistors.
- [] Next, install, solder and trim the leads of the 750 Ohm 1/2 watt resistor.
- [] Install and solder the 40 pin sockets first, then the 24, 20, 18, 16, and 14 pin sockets in that order. Finally install and solder the 8 pin socket. By installing the sockets in this order, a smaller sized socket will never be placed in a larger sized position.
- [] Install and solder the SIP resistor pack arrays. The top pack at the left should have its dot to the left. The top pack at the right should have its dot to the right. The two packs at the center and at the bottom of the board should have their dots pointing toward the top of the board.
- [] Install and solder the 6 axial lead 1.0 microfarad capicators. The top two have their "+" leads to the left. The next pair have their "+" leads to the right and the final two will have their "+" leads pointing to the left again. Clip the excess leads from the parts.
- [] Install, solder, and clip the leads of the two 39 microfarad caps. The red band of these parts must point to the left.
- [] Bend the leads of the 7812, 7912, and one of the 7805 regulators. Set the other 7805 aside for now. Install the top three regulators at the left hand side of the board by placing a nut on top of the regulator, insert a screw from the bottom of the circuit board through the hole of the board and through the hole of the regulator. Hand tighten the nut. Solder the leads. Tighten the screws firmly.
- [] After bending the leads 90 degrees, install and solder the two crystals in place. Clip the excess leads. Fix them to the circuit board by peeling the protective paper off their foam pad and pressing the pad against the board. Be sure to solder the crystals into place so that their padded side will fall into the area outlined on the silk screened legend.

- [] Install and solder the two connectors Pl and P2. Be sure to reread the orientation section before installing these parts.
- [] Install and solder the light emitting diode at the top of the board just to the left of Pl. One of the leads of this diode is longer than the other. The longer lead is the anode and must be to the left when the part is inserted. Clip the excess leads after soldering.
- [] Install, solder and clip the leads of the 1.5 dipped tantalum capicators. A total of three are to be installed. One is just to the right of the 7805 regulator in upper left corner of the board. The red dot of this device is to point to the left. The rest have their dots pointing toward the top of the board. There is one to the right of the 1791/8866 IC at position 14B, and another to the left of the 1602 IC at position 14D.
- [] Install, solder and clip the 33 picofarad silver mica cap just to the right of the 10 Meg crystal in the left side of the board.
- [] Install, solder and clip the leads of the 47 and 112 picofarad silver mica caps just to the left of the 74LS123 IC at location 2D.
- [] Install, solder and clip the two 33 picofarad silver mica caps-- one between the 74LS10 IC at 7A and the 74LS74 IC at 8A and the other between the 6631 IC at 3D and the 74LS367 IC at 4D.
- [] Install, solder and clip the 470 picofarad mica cap at the upper left of the 7404 IC at location 2C.
- [] Install, solder and clip the .001 microfarad disk cap to the left of the 10 MHz crystal.
- [] Install, solder and clip the .01 microfarad mylar cap to the left of the .001 disk cap just installed.
- [] Install, solder and clip the leads of the three transistors just to the right of the regulator area carefully observing the placement and orientation information silk screened on the circuit board.
- [] Install and solder the two DIP switch arrays. Switch 1 of each DIP should be positioned toward the bottom of the board.
- [] Install, solder, and clip the leads of the 16 by-pass capacitors whose positions are identified by rectangular boxs each with asterisk "*" in the middle.

[] Bend the leads of the remaining 7805 regulator and insert it in the circuit board. Place a separate, finned heat sink between the regulator and the board, work a screw from the back of the board through the board, heat sink, and regulator and hand tighten into the nut on top of the regulator. Solder the leads and adjust the wings of the separate heat sink and, finally, tighten the screw.

CLEAN AND EXAMINE THE BOARD

Use flux cleaner to remove solder rosin residue. Examine the circuit board carefully for shorts, solder bridges, or missed pins.

HOW TO FIND WHERE TO PLACE PARTS

For parts placement, please see the silk screened legend on the printed circuit board.

IC's may vary from those marked on the silk screened legend if they are listed as alternate IC's (following a slash) in the Parts List.

DO NOT INSERT ANY IC'S IN THEIR SOCKETS AT THIS TIME

INITIAL CHECK-OUT AND POWER-UP

Before inserting any IC's in their sockets perform the following check-out procedure:

- l. Re-check the back of the board for solder shorts and bridged connections and for pins of IC sockets that have not been soldered. These unsoldered pins can cause aggravating intermittant probems during check-out.
- 2. Re-check components for orientation and make sure all components to be soldered have been soldered.
- 3. With an ohm meter, check for shorts between all regulated voltages (+5V,-5V,+12V,-12V) and ground and between any two regulator outputs (all regulator output pins are on the right side of the regulator, towards the bottom of the circuit board in this case). Check for shorts between S-100 supply voltages (+8V,+16V,-16V) and ground. S-100 pins 1 and 51 hold 8 volts, pin 2 holds +16 volts, and pin 52 -16 volts. Ground is on S-100 pins 50 and 100. Check these voltages for shorts amoung each other.

- 4. Place the board WITHOUT IC's into an empty system bus slot and power up. In case of smoke, power down immediately and investigate.
- 5. With a VOM or scope, check the regulators for +5V (both of the 7805's), +12V, and -12V. The bottom pin of all four regulators is the output. Check for Vcc and ground on all IC's. Check for +12V on the 1791/8866 controller, the 2941 baud rate generator, and the 1458/4558 op amp. Check for -12V on the 1602 UART and the 1458/4558 op amp. Finally, check for -5V on the 2941 baud rate generator. If everything is OK, power down and proceed to the next step.

IC INSERTION

If an IC insertion tool is not available, IC leads should be straightened a ROW at a time, not by the individual PIN. The edge of a straight sided table is an excellent device for this operation. Hold the IC by the plastic case, place one row of legs against a flat surface and push very slightly. Repeat with the opposite row. Continue this procedure until the legs of the IC can be inserted with minimum effort into its socket.

When inserting an IC into its socket, take care that you DO NOT BEND THE IC'S LEGS UNDERNEATH ITS PLASTIC PACK. This is an extremely common error and can escape even a fairly careful visual inspection.

If IC pins become bent under during insertion, use a long nose pliers to straighten them and try again. When removing an IC from its socket, use an IC remover, an IC test clip (another must for any electronics shop) or a miniature screw driver. DO NOT ATTEMPT TO REMOVE AN IC WITH YOUR FINGERS. You will bleed on severely bent pins.

Once all IC's have been inserted, re-check for bent pins. Then check twice for proper orientation. Upside down IC's are generally destroyed upon power up.

IF FOR ANY REASON IT BECOMES NECESSARY TO REMOVE A COMPONENT WHICH HAS BEEN SOLDERED TO THE CIRCUIT BOARD, CLIP ALL LEADS BEFORE REMOVING. THIS WILL REDUCE THE CHANCE OF LIFTING PADS OFF TRACES.

Parts Installation

POWER UP

If all previous checks have been performed, you are ready to put power to your fully populated board. In an empty system with power off, insert the Disk Jockey and power up. If the board smokes, power down and investigate. If not, measure the regulated voltages again.

If any voltages have been lost since powering up the bare board, power down and check for upside down IC's. Isolate the possible faulty chip or chips by powering down, removing a section of IC's, and powering up again. Continue this sequence until the faulty IC or IC's are found.

BE SURE NEVER TO INSERT OR REMOVE A BOARD WITH POWER ON! THIS MAY DAMAGE THE BOARD

This completes the initial check-out of your Disk Jockey. If there are any problems or questions regarding the operation of your Disk Jockey contact the service department of Morrow Designs, (415) 524-2104.

DJ/2D MODEL B MEMORY MAP

HEX ADDRESS	FUNC	OCTAL ADDRESS	
E000-E3F7	ROM FII	340:000-343:367	
	I/O REG		
	WHEN READ	WHEN WRITTEN	
E 3F8	UART INVERTED DATA INPUT	UART INVERTED DATA OUTPUT	34 3: 370
E3F9	UART INVERTED STATUS	DISK JOCKEY FUNCTION	34 3: 371
E3FA	DISK JOCKEY STATUS	DRIVE CONTROL REGISTER	34 3: 37 2
E3FB	NOT USED	NOT USED	34 3: 37 3
E3FC	1791 CONTROLLER STATUS	1791 CONTROLLER COMMAND	34 3: 374
		24.2. 275	
E3FD	1791 TRACI	34 3: 375	
E3FE	1791 SECTO	34 3: 376	
E 3FF	1791 DATA	34 3: 377	
E400-E7FF	R/	344:000-347:377	

SOFTWARE LISTINGS

Morrow Designs makes no representations or warranties with respect to the contents hereof and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. Futher, Morrow Designs reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation of Morrow Designs to notify any person of such revision or changes.

```
* Boot loader program for cp/m. The following code is
                    loaded by the boot program on the Disk Jockey 2D. The
                    2D loads sector one of track zero into memory at
                  * ORIGIN+300H (the last page of ram on the controller)

* then jumps there. It is the responsibility of this code

to load in the rest of cp/m.
                      ***************
                                      2900H ;CPM STARTING ADDRESS
0E000H ;Disk Jockey starting address
ORIGIN+400H ;ram starting address (of 2D)
2900 =
                  CPMORG EQU
ORIGIN EQU
E000 =
E400 =
                  RAM
                            E OU
                                                          ;stack pointer starting address within ram
E640 =
                  STACK
                            E QU
                                      RAM+240H
                                                          track zero seek entry point; entry for track seek
E009 =
                  TKZERO
                            E QU
                                      ORIGIN+11Q
E00C =
                  TRKSET
                            E QU
                                      ORIGIN+140
                                                          ;entry point for sector set
;enrty address for read/write beginning address
E00F =
                  SETSEC
                            E QU
                                      ORIGIN+17Q
EØ12 =
                  SETDMA
                            E OU
                                      ORIGIN+220
                                                          disk read entry point; disk write routine address;
E015 =
                  DREAD
                            E QU
                                      ORIGIN+250
E018 =
                  DWRITE
                            E QU
                                      ORIGIN+30Q
                                                          ; disk read/write status routine
E024 =
                  DMAST
                            EÕU
                                      ORIGIN+440
E700
                            ORG
                                      ORIGIN+700H
                  ************
                  * load: load in all the rest of cp/m and the cbios. There
* are only two ways to exit this code: 1) If an
* error occurs, a jump is made to the loader on the
                            Disk Jockey 2D. 2) If everything works, a jump is made to the starting location of the cold boot in the cbios.
                                      ...............
                                      H,CPMORG+1500H ;starting location for cbios SP,STACK ;initialize the stack H ;save jump address for return later
E708 21063E
                  LOAD.
                            T.X.1
E703 3140E6
E706 E5
                            I.XT
                            PUSH
                                      B, 2E02H ; reg B=sector count, reg C=starting sector
E707 @1022E
                  STADDR
                            T.XT
                                      B ;save sector and count
SETSEC ;set the sector to read
                            PUSH
E7ØA C5
E70B CD0FE0
                            CALL
                                      TKZERO ; home the drive
E7ØE CDØ9EØ
                            CALL
                                      H, CPMORG
                                                     starting location for load;
E711 210029
                            LXI
                                                ; put starting address in B&C
E714 44
                  LDLOOP
                            MOV
                                      В,Н
E715 4D
                            MOV
                                      C,L
E716 CD12E0
                            CALL
                                      SETDMA ;set up starting load address
E719 Ø6ØA
                                      B,10
                                                ;retry counter
                            MVI
                                                ;save retry count
;read in the sector
E71B C5
                  RDLOOP
                           PUSH
                                      В
E71C CD15E0
                            CALL
                                      DREAD
                                      RDGOOD ;take jump if read is ok.
B ;update retry counter
RDLOOP ;try again if not ten errors
E71F C1
                            POP
E720 D22AE7
                            JNC
E723 Ø5
                            DCR
E724 C21BE7
                            JNZ
E727 C300E9
                  EXIT
                            JMP
                                      ORIGIN ; start all over from the beginning
                                                ;refetch sector count and #
                  RDGOOD POP
E72A C1
                                      R
                                                ;update the count
;GO TO CPM IF DONE
E72B Ø5
E72C C8
                            DCR
                                      В
                            RΖ
                                                ; COMPUTE NEW SECTOR (MOD 26)
E72D ØC
                            INR
                                      С
E72E 3E1B
                            MVI
                                      A,27
                                                ;test if over 26
E730 B9
                            CMP
                                      С
                                                ;take jump if sector < 27
E731 C236E7
                            JNZ
                                      ΟK
                                                ;start with sector 1 of next track
E734 ØEØ1
                            IVM
                                      C,1
                                                ;save count and sector
E736 C5
                  ΟK
                            PUSH
                                      В
E737 CCØCEØ
                            CZ
                                      TRKSET ; conditionally set new track
E73A C1
                            POP
                                      В
                                                ;restore count and sector #
E738 C5
                            PUSH
                                      В
                                                ;save it again
E73C CDØFEØ
                            CALL
                                      SETSEC
                                               ;set new sector
E73F CD24EØ
                            CALL
                                      DMAST
                                                ;get load address
E742 218000
                            LXI
                                      H,200Q
                                               ;update te load address
E745 Ø9
                            DAD
```

LDLOOP ; read next sector

E746 C314E7

JMP

```
save: write all of cpm and the cbios onto the disk.
                              If an error occurs, the status reurrned by the 2D controller will be in location STACK-1.
                                                             ; change load to write instead of read
E749 2118E0
                   SAVE
                              LXI
                                         H, DWRITE
E746 221DE7
E74F 215EE7
E752 222BE7
E755 215BE7
E758 C303E7
E75B C35BE7
                              SHLD
                                        RDLOOP+2
                              LXI
                                         H, ERROR ; change error return address
                              SHLD
                                        EXIT+1
                              LXI
                                        H,STALL ;get return address
                                        LOAD+3 ;go and do the write
STALL ;stop here if everything ok I
                              JM P
                    STALL
                              JMP
E75E F5
E75F C35FE7
                                        PSW ;save status and flags
ERROR1 ;stop here on error.
                    ERROR
                              PUSH
                    ERROR1 JMP
                    * intlz: write this cold boot loader program out to the
                               disk.
                    ______
E762 3140E6
E765 CD09E0
E768 0100E7
                                        SP,STACK ;set up
TKZERO ;home the drive
B,RAM+300H ;get sta
                   INTLZ
                              LXI
                                                              ;set up stack
                              CALL
                                        B,RAM+300H ;get starting address of this program SETDMA ;set the write address C,1 ;set the sector to write
                              LXI
E76B CD12E0
E76E 0E01
E770 CD0FE0
                              CALL
                              MVI
                                         SETSEC
                              CALL
£773 CD18EØ
                              CALL
                                         DWRITE ; write this program out
E776 DASEE7
                              JC
                                         ERROR
E779 C379E7
                              JMP
                   DONE
                                        DONE
                                                  ;stop here
```

```
* CBIOS DRIVERS FOR CPM
                 Currently the cbios is set up for a 16K cpm, to make a
                * larger system, change the value of CPM.
                                2900H
                                        ;cp/m beginning load address
2900 =
                        E QU
                                        H ;cp/m entrance point ;current disk storage location
                                CPM+806H
3106 =
               ENTRY
                        E QU
0004 =
               CDISK
                        ΕQU
                                4
               I OB YT E
0003 =
                                3 H
                                         ; iobyte storage location
                        E QU
               * Iobyte allows selection of different I/O devices. It
                 can be initialized in any way by changing the equate
               * Initial iobyte is currently defined as :
                * console = tty
               * reader = tty
* punch = tty
                * list = tty
0000 =
               INTIOBY EQU
                                ø
                                         ;initial lobyte,
               * The following equates reference the disk jockey/2d
                * controller board. If your controller is non-standard
                * then all the equates can be changed by re-assigning the
                * value of ORIGIN to be the starting address of your
                * controller.
                                0E000H ;disk jockey/2d beginning address
ORIGIN+3 ;serial input
E080 -
               ORIGIN EQU
E003 =
                INPUT
                        E QU
E006 =
               OUTPUT
                        E QU
                                ORIGIN+6
                                                 ;serial output routine
E009 =
               TKZERO
                        E QU
                                ORIGIN+9H
                                                  ;track zero seek routine
                                                 ;regular track seek routine
E00C =
               SEEK
                        E QU
                                ORIGIN+ØCH
                                                 ;set sector routine ;read/write beginning address set
EØØF =
               SECTOR
                        E QU
                                ORIGIN+0FH
E012 =
               DMA
                        E OU
                                ORIGIN+12H
               DISKR
E415 =
                        E OU
                                ORIGIN+15H
                                                  ; disk read routine
FAIR =
               DISKW
                        E OU
                                ORIGIN+18H
                                                  ;disk write routine
                                                  ; disk selection routine ; serial device status routine
E018 =
               SELECT
                        E QU
                                ORIGIN+1BH
EØ21 =
               TSTAT
                        E OU
                                ORIGIN+21H
                                         640H ;disk jockey/2d ram area for boot only
;seek error bit mask
E648 =
                                ORIGIN+640H
               STACK
                        E QU
0099 =
               SEKERR
                        E OU
                                9 9H
GOFF =
               RWERR
                        E QU
                                ØFFH
                                         ;read/write error bit mask
                                         ;carriage return
agab =
               ACR
                        E QU
                                abh
               ALF
                                         ; line feed
ABBB
                        E QU
                                ØAH
                                        ;default character output
;default character input
E006 =
               COTTY
                                OUTPUT
                        E QU
E003 =
               CITTY
                                INPUT
                ***********
                 The jump table immediately below must not be altered.
                 It is ok to make the jumps to other address, but the
                 function performed must be the same.
                _____
3E00
                        ORG
                                CPM+1500H
3E00 C32D3E
               START
                                воот
                                         ;cold boot
                        JMP
3EØ3 C36Ø3E
                                         ;warm boot
                        JM P
                                WBOOT
                                         ;console status
3EØ6 C3CØ3E
                        JM P
                                CONST
3EØC C3DE3E
                                         ;console input
                        JM P
                                CONIN
               CPOUT
                                CONOUT
                        JMP
                                         ; console output
3EØF C3F93E
                        JMP
                                LIST
                                         ;list output
3E12 C3EE3E
                        JMP
                                PUNCH
                                         ;punch output
3E15 C3E43E
                        JMP
                                READER
                                       reader input
3E18 C3713E
                        JM P
                                HOME
                                         ;track zero home
3E1B C31BEØ
                        JMP
                                SELECT
                                         ;disk selection
3E1E C39B3E
                        JMP
                                SETTRK
                                         ;track seek
3E21 C30FE0
                                SECTOR
                                        ;sector select
                        JM P
3E24 C312E0
                                         ;read/write address select
                        JM P
                                DMA
3E27 C3A13E
                        JM P
                                READ
                                         ;disk read
```

3E2A C3BA3E

JM P

WRITE

disk write

```
* boot: load in all of cpm and then
                        jump there. Initialize iobyte.
3E2D 3148E6
3E38 3E88
                BOOT
                         LXI
                                 SP, STACK
                                                   ;initial stack
                                 A, INTIOBY
                                                   ;initialize iobyte
3832 320300
                         STA
                                  IOBYTE
3E35 21643F
                         LXI
                                 H, PROMPT
                                                   ;print signon message
3E38 CD8E3E
                         CALL
                                 MESSG
38 38 AF
                         XRA
                                          ;select disk A
3E3C 328400
                         STA
                                 CDISK
3E3F #18###
3E42 CD12E#
                GOC PM
                         LXI
                                 B ,80H
                                         ;set up default disk buffer
                         CALL
                                 DMA
3E45 3EC3
3E47 320000
3E4A 21033E
                         MVI
                                 A, OC3H ; put jump instruction to warm boot at &
                         LXI
                                 H,START+3
3E4D 228100
3E50 328560
                         SHLD
                                 5 ;put jump to cpm entry at 5 H,ENTRY
                         STA
3E53 219631
3E56 228699
3E59 3A9499
3E5C 4F
                         LXI
                         SHLD
                                 6
                         LDA
                                 CDISK
                                         ; jump to cpm with current disk in C
                         MOV
                                 C.A
3E5D C38629
                         JMP
                                 CPM
                * warm boot: load in all of cpm except the cbios. Then
                * enter cpm.
3E60 3140E6
3E63 AF
                                                   ;initialize the stack
                WBOOT
                         LXI
                                 SP. STACK
                                         ;select drive A
                         XRA
3864 4F
                         MOV
                                 C,A
                                 SELECT
3E65 CDIBES
                         CALL
3E68 Ø1Ø22A
                         LXI
                                 B, 2A02H ; sector count and beginning sector
3E6B CDØAE7
                         CALL
                                 ORIGIN+70AH ; call the cold start loader
3E6E C33F3E
                         JMP
                                 GOCPM ; now enter cpm
                * Home: move the head to track zero.
3E71 CD09E0
                                 TK2ERO ; call the disk jockey/2d
3E74 ØE99
                SEEK1
                       MVI
                                 C,SEKERR
                                             ;non relevent error mask
                * doerrs: returns if no error. Otherwise prints an appro-
                * priate error messgae, and returns to cpm with an error
                * indication.
3E76 DA7B3E
                DOERRS
                                 DOERR1 ;test if errror
3E79 AF
                RWOK
                         XRA
                                 Α
                                         ;return if ok
3E7A C9
                         RET
                                          ;strip off unwanted errors
3278 A1
                DOERR1
                         ANA
                                 C,8
3E7C ØEØ8
                         MVI
                                         ;error counter
                                 H,MSGTBL
3E7E 217A3F
                         LXI
                                                ; beginning address of messages
                DOLOOP
3E81 5E
                        MOV
                                 E,M'
                                         ; get error address in D&E
3E82 23
                         TNX
                                 н
3E83 56
                         MOV
                                 D,M
3E84 23
                         TNX
                                 н
3E85 1F
                                          ; check if this bit is the error
                         RAR
3E86 DA8D3E
                                 MESSGA
                                          ;yes, exit after printig error
                        JC
                                        ;no error, update the count down ;continue if not found
3E89 0D
                        DCR
3E8A F2813E
                                 DOLOOP
                        JP
                * if fall through then unknown error
3E8D EB
               MESSGA XCHG
                                        ;put message address into H&L
```

```
* messg: print the messgae pointed to by H&L and termin-
                * ated by a ØFFH byte.
3E8E 7E
               MESSG
                        MOV
                                A,M
                                         ;get character
3E8F A7
                        ANA
                                Α
                                         ;test for end
3E90 F8
                        RM
3E91 E5
                        PUSH
                                        ;save address
3E92 4F
                        MOV
                                C,A
                                        ;prep for console output
3E93 CDØC3E
                        CALL
                                CPOUT
                                        ;output it
3E96 E1
3E97 23
                                H
                                         ;restore pointer
                        POP
                        INX
                                         ; bump to next character
3E98 C38E3E
                                        ;continue until end
                        JMP
                                MESSG
                * settrk: call the disk jockey/2d to seek then exit by
                          testing for errors.
3E9B CDØCEØ
               SETTRK CALL
                                SEEK
3E9E C3743E
                        JMP
                 read: read one sector from the disk. Try ten times on
                        errors, before returning an error condition.
3EA1 2115EØ
               READ
                                H, DISKR ; put disk read address into repeat loop
3EA4 22AB3E
3EA7 Ø6ØA
               RDWR
                        SHLD
                                RW+1
                        MVI
                                B,10
                                        ;retry counter
3EA9 C5
3EAA CD0000
               RDWRL
                        PUSH
                                В
               RW
                        CALL
                                        ;actually call disk read/write
3EAD C1
                        POP
                                В
3EAE D2793E
                        JNC
                                RWOK
                                        ;exit if succesful
3EB1 Ø5
                        DCR
                                В
                                        ;test error count
3EB2 C2A93E
                                RDWRL
                        JN2
                                        ;continue if not zero
3EB5 ØEFF
3EB7 C3763E
                                C,RWERR ;read/write error bit mask
DOERRS ;print the appropriate error message
                        MVI
                        JMP
                 write: write data onto the disk, also try ten times
                        before reporting an error.
               *********
3EBA 2118EØ
               WRITE
                       LXI
                                H, DISKW
3EBD C3A43E
                       JMP
                                RDWR
                   ****
                 const: get the status for the currently assigned console *
                        device. The console device can be gotten from * iobyte, then a jump to the correct console status * routine is performed. *
3ECØ 212C3F
                                H,CSTBLE
                                                 ; beginning of jump table
3EC3 C3CF3E
                        JMP
                                CONINI
                                                 ;select correct jump
                 csreader: if the console is assigned to the reader then
                           a jump will be made here, where another jump will occur to the correct reader status.
                                                 ; beginning of reader status table
3EC6 21343F
               CSREADR LXI
                                H.CSRTBLE
3EC9 C3E73E
                               READERA
                        JM P
```

```
conin: take the correct jump for the console input
                           routine. The jump is based on the two least significant bits of lobyte.
 3ECC 21043F
                 CONIN LXI
                                  H,CITBLE
                                                    ; beginning of character input table
                 * entry at conin1 will decode the two least significant bits
                 * of iobyte. This is used by conin, conout, and const.
                 CONIN1 LDA
 3ECF 3A0300
3ED2 17
                                  I OB YTE
                          RAI.
                 * entry at seldev will form an offset into the table pointed
                 * to by Hal and then pick up the address and jump there.
 3ED3 E606
                                           ;strip off unwanted bits
;form affset
                 SELDEV ANI
                                   6 H
 3ED5 1600
                          MVI
                                   D,Ø
 3ED7 5F
                                   E,A
                          MOV
 3ED8 19
                          DAD
                                   D
                                            ; add offset
 3ED9 7E
                          MOV
                                   A,M
                                            ;pick up high byte
 3EDA 23
                          INX
 3EDB 66
                          VOM
                                           ;pick up low byte ;form address
                                   H,M
 3EDC 6F
                          MOV
 3EDD E9
                                            ;go there !
                          PCHL
                   conout: take the proper branch address based on the two
                           least significant bits of lobyte.
3EDE 210C3F
3EE1 C3CF3E
                                   H, COTBLE
                                                     ; beginning of the character out table
                          JM P
                                  CONIN1 ; do the decode
                   reader: select the correct reader device for input. The reader is selected from bits 2 and 3 of iobyte.
3EE4 21243F
                 READER LXI
                                  H,RTBLE ; beginning of reader input table
                 * entry at readera will decode bits 2 & 3 of iobyte, used
                 * by csreader.
3EE7 3A0300
                 READERA LDA
                                 I OB YTE
                 * entry at reader1 will shift the bits into position, used
                 * by list and punch.
SEEA 1F
                 READR1 RAR
SEEB C3D33E
                         JMP
                                  SELDEV
                  punch: select the correct punch device. The seection
                          comes from bits 4&5 of lobyte.
3EEE 211C3F
                         LXI
                                  H, PTBLE ; beginning of punch table
3EF1 3A0300
                         LDA
                                  IOBYTE
                * entry at pnchl rotates bits a little more in prep for
                * seldev, used by list.
3EF4 1F
3EF5 1F
                PNCH1
                         RAR
                         RAR
```

3EF6 C3EA3E

JMP

READR1

```
list: select a list device based on bits 647 of iobyte
                                          H, LTBLE ; beginning of the list device routines
3EF9 21143F
3EFC 3A0300
3EFF 1F
                    LIST
                               LXI
                               LDA
                                          I OB YTE
                               RAR
 3F00 1F
                               RAR
 3FØ1 C3F43E
                                          PNCH1
                               JMP
                    * If customizing I/O routines is being performed, the * table below should be modified to reflect the changes.
                       all I/O devices are decoded out of lobyte and the jump
                       is taken from the following tables.
                       console input table
                                                     ;input from tty (currently assigned by intioby,input from 2d);input from crt (currently SWITCHBOARD serial port 1);input from reader (depends on reader selection)
 3F04 03E0
                    CITBLE
                              D₩
                                          CITTY
 3FØ6 473F
3FØ8 E43E
                               DW
                                          CICRT
                               DW
                                          READER
                                                     ;input from user console 1 (currently SWITCHBOARD serial port 1)
                               DW
3F0A 473F
                                          CIUCI
                       console output table
                                                     ;output to tty (currently assigned by intioby,output to 2d)
 3FØC Ø6EØ
                     COTBLE
                               DW
                                          COTTY
                                                     ;output to crt (currently SWITCHBOARD serial port 1)
;output to list device (depends on bits 6&7 of iobyte)
 3FEE 3C3F
                                          COCRT
                               DW
 3710 F932
                               DW
                                          LIST
 3F12 3C3F
                                          COUCI
                                                     ;output to user console 1 (currently SWITCHBOARD serial port 1)
                               DW
                       list device table
                                                     output to tty (currently assigned by intioby,output to 2d) output to crt (currently SWITCHBOARD serial port 1)
 3F14 Ø6EØ
                     LTB LE
                               DW
                                          COTTY
3F16 3C3F
3F18 3C3F
                               DW
                                          COCRT
                                                     joutput to line printer (currently SWITCHBOARD serial port 1)
joutput to user line printer 1 (currently SWITCHBOARD serial port 1)
                               DW
                                          COLPT
 3F1A 3C3F
                                          COULI
                               DW
                       punch device table
 3F1C 06E0
                     PTB LE
                               DW
                                          COTTY
                                                     ;output to the tty (currently assigned by intioby,output to 2d)
                                                     ;output to paper tape punch (currently SWITCHBOARD serial port 1);output to user punch 1 (currently SWITCHBOARD serial port 1);output to user punch 2 (currently SWITCHBOARD serial port 1)
3F1E 3C3F
3F2Ø 3C3F
                               DW
                                          COPTP
                               DW
 3F22 3C3F
                               DW
                                          COUP2
                       reader device input table
3F24 03E0
3F26 473F
3F28 473F
                                                    ;input from tty (currently assigned by intioby, input from 2d);input from paper tape reader (currently SWITCHBOARD serial port 1)
                    RTBLE
                               DW
                                         CITTY
                               DW
                                         CIPTR
                               DW
                                         CIUR 1
                                                    ;input from user reader 1 (currently SWITCHBOARD serial port 1)
3F2A 473F
                               DW
                                         CIUR 2
                                                    ;input from user reader 2 (currently SWITCHBOARD serial port 1)
                      console status table
3F2C 533F
                    CSTRILE
                                                    ;status of tty (currently assigned by intioby, status from 2d);status from crt (currently SWITCHBOARD serial port 1)
                              DW
                                         CSTTV
3F2E 5B3F
                               DW
                                         CSCRT
3F3Ø C63E
                                         CSREADR ; status from reader (depends on reader device )
                               DW
3F32 5B3F
                              DW
                                         CSUC1
                                                    ; status from user console 1 (currently SWITCHBOARD serial port 1)
                      status from reader device
3F34 533F
                    CSRTBLE DW
                                         CSTTY
                                                    ; status from tty (currently assigned by intioby, status of 2d)
3F36 5B3F
                              DW
                                         CSPTR
                                                    status from paper tape reader (currently SWITCHBOARD serial port 1)
3F38 5B3F
                              DW
                                         CSUR1
                                                    ; status from user reader 1 (currently SWITCHBOARD serial port 1)
3F3A 5B3F
                              DΜ
                                         CSUR 2
                                                    ; status of user reader 2 (currently SWITCHBOARD serial port 1)
```

```
* The following equates set output device to output to
                   * the SWITCHBOARD serial port 1.
3F3C = 3F3C =
                   COCRT
                                                 ;output from crt
                   COUCI
                             E QU
                                                 ;output from user console 1
3F3C =
                   COUL1
                             E QU
                                       $
                                                 ;output from user line printer 1
                                                ;output from paper tape punch ;output from user punch 1
3F3C =
                   COPTP
                             E QU
3F3C =
                   COUP1
                             E QU
3F3C =
                   COUP 2
                             E QU
                                       $
                                                 ;output from user punch 2
3F3C DB02
                                                 ;output from line printer, get status
                   COLPT
                             IN
3F3E E68Ø
                             ANI
                                       8 Ø H
                                                 ;wait until ok to send
3F40 CA3C3F
                             JZ
                                       COLPT
3F43 79
3F44 D301
                             MOV
                                       A,C
                                                 ;output the character
3F46 C9
                             RET
                   * The following equates set the input from the devices to * come from the SWITCHBOARD serial port \mathbf{1}
3F47 =
                   CIUC1
                             E QU
                                                ;input from user console 1
3F47 = 3F47 =
                            E QU
                                                ;input from crt
;input from user reader 1
                   CICRT
                                       $
$
                   CIUR1
3F47 =
                   CIUR 2
                            E QU
                                      Ŝ
                                                ;input from user reader 2
3847 DB@2
                   CIPTR
                            IN
                                       2
                                                 ;input from paper tape reader, get status
3F49 E640
3F4B CA473F
                            ANI
                                      4 911
                                                ;wait for character
                                      CIPTR
                             JŻ
3F4E DBØ1
                             IN
3F50 E67F
                            ANI
                                      7FH
                                                ;strip off the parity
3F52 C9
                            RET
                   * console status routines, test if a character has arrived *
3F53 CD21E0
                  CSTTY
                                      TSTAT
                            CALL
                                                ;status from disk jockey 2d
3F56 3E00
3F58 C0
                                                ;prep for zero return ;nothing found
                  STAT
                            MVI
                                      A . Ø
                            RNZ
3F59 3D
                            DCR
                                                ;return with OFFH
3F5A C9
                            RET
                   * The following equates cause the devices to get status
                    from the SWITCHBOARD serial port 1.
3F5B =
                  CSUR1
                            E QU
                                                ;status of user reader l
3F5B =
                  CSUR 2
                            E QU
                                                ;status of user reader 2
                                                status of paper tape reader; status of user console l; status from crt, get status
3F58 =
                  CSPTR
                            E QU
                                      $
                            E QU
                  CSUC1
                                      $ 2
3F5B = 3F5B DB#2
                  CSCRT
                            ANI
XRI
                                                ;strip of data ready bit
;make correct polarity
;return proper indication
3_5D E640
3F5F EE40
                                      4 ØH
4 ØH
3F61 C3563F
                                      STAT
                            JM P
                  * The following messages could be put out by the cbios.
3F64 ØDØA
                  PROMPT DB
                                      ACR, ALF ;prompt message - "16K CP/M VERS 1.4"
3F66 31364B20
3F6A 43502F4D
                                      '16K '
                            DB
                            DB
3F6E 20564552
                            DB
                                        VER 
3F72 5320312E
                                      's 1.'
                            DB
3F76 34
                            DΒ
3F77 ØDØA
3F79 FF
                                      ACR, ALF
                            DB
                                      ØFFH
```

```
*
* error message table
*
```

3F7A	8C 3F	MSGTBL	DW	ILLDATA	;illegal data
3F7C	983F		DW	DATAREQ	;data request
3F7E	A33F		DW	DATALOS	;data lost
3F8Ø	AF3F		DW	CRCERR	;crc error
3F82	8B3F		D₩	ILLSEC	;illegal sector
3F84	CF3F		D₩	ILLDMA	;illegal dma
3F86	DA 3F		DW	WRITPRO	;write protected
3F88	E53F		DW	NOTRDY	;not ready
3F8A	F13F		DW	UNKNOWN	;unknown error
3F8C	ØDØA	ILLDATA	DB	ACR, ALF	
	49'4C 474C 21	0	DB	'ILGL DA	TA'
3 F9 7	FF		DB	ØFFH	
3F98	ØDØA	DATAREQ	DB	ACR, ALP	
	4441544126	9	DB	'DATA RE	Q'
3FA2	FF		DB	ØFPH	
	ØDØA	DATALOS		ACR, ALF	
	4441544126	3	DB	'DATA LO	ST'
3FAE			DB	ØFFH	
	ØDØA	CRCERR	DB	ACR, ALF	
	4352432045	5	DB	'CRC ERR	OR'
3FBA			D B	ØFFH	
	ØDØA	ILLSEC	DB	ACR, ALF	
	494C474C26	3	DB		CTOR/TRACK'
3FCE			DB	ØF FH	
	ØDØA	ILLDMA	D B	ACR, ALF	
	494C474C26		DB	'ILGL DM	A'
3FD9			DB	ØFFH	
	ØDØA	WRITPRO		ACR, ALP	
	5752542050	,	DB	WRT PRO	т'
3FE4			DB	ØFFH	
	ØDØA	NOTRDY	DB	ACR, ALF	
	4E4F542052	2	DB	'NOT REA	DY.
3FFØ			DB	ØFFH	
	BDBA	UNKNOWN		ACR, ALF	
	554E4B4F57	,	DB	UNKOWN	ERROR'
3FFF	FF		DB	ØFFH	

```
340:000
                             1
                                            AORG OEOOOH
                             3
340:000 340:000
                                   ORIGIN
                                            EQU
                                                  340:000Q
                             56
340:000 343:336
                                  BEGINS
                                            EQU
                                                  ORIGIN+3:336Q
340:000 344:000
                                   RAM
                                            EQU
                                                  ORIGIN+4:0000
340:000 343:370
                             7
                                   ΙO
                                            EQU
                                                  ORIGIN+3:370Q
                             8
340:000 343:370
                                   UDATA
                                            EQU
                                                  Ι0
340:000 343:371
340:000 343:371
                             9
                                   DREG
                                            EQU
                                                  I0+1
                            10
                                  USTAT
                                                  I0+1
                                            EQU
340:000 343:372
                             11
                                   DCMD
                                            EQU
                                                  I0+2
340:000 343:372
340:000 343:373
                             12
                                            EQU
                                  DSTAT
                                                  10+2
                            13
                                   CSTALL
                                            EQU
                                                  10 + 3
340:000 343:374
                            14
                                   CMDREG
                                            EQU
                                                  I0+4
340:000 343:374
                            15
16
                                   CSTAT
                                            EQU
                                                  I0+4
340:000 343:375
                                   TRKREG
                                            EQU
                                                  I0+5
340:000 343:376
                             17
                                   SECREG
                                            EQU
                                                  I0+6
340:000 343:377
                             18
                                  DATREG
                                            EQU
                                                  10 + 7
                             19
340:000 000:001
                             20
                                  LIGHT
                                            EQU
340:000 000:001
340:000 000:001
                             21
                                  HEAD
                                            EQU
                                                  1
                            22
                                  DENSITY EQU
                                                  1
340:000 000:004
                            23
                                  ISTAT
                                            EQU
                                                  4
340:000 000:004
                            24
                                   INTRO
                                            EQU
                                                  4
340:000 000:004
                             25
                                  TZERO
                                            EQU
                                                  4
340:000 000:004
                            26
                                                  4
                                  LOAD
                                            EQU
340:000 000:006
                             27
                                  ULOAD
                                            EQU
                                                  6
340:000 000:010
                             28
                                            EQU
                                  OSTAT
                                                  100
340:000 000:010
                            29
                                  DSIDE
                                            EQU
                                                  10Q
340:000 000:011
                            30
                                  NOLITE
                                            EQU
                                                  110
340:000 000:011
                            31
                                  DCRINT
                                            EQU
                                                  110
                             32
340:000 000:011
                                  HCMD
                                            EQU
                                                  110
340:000 000:020
                             33
                                  INDEX
                                            EQU
                                                  200
340:000 000:022
                            34
                                  WINDXD
                                            EQU
                                                  22Q
                            35
340:000 000:030
                                  SKCMD
                                            EQU
                                                  30Q
340:000 000:032
                             36
                                  RINDXD
                                            EQU
                                                  32Q
340:000 000:035
                            37
                                  SVCMD
                                            EQU
                                                  35Q
340:000 000:100
                            38
                                  WPROT
                                            EQU
                                                  1000
340:000 000:100
                            39
                                  ACCESS
                                            EQU
                                                  100Q
340:000 000:200
                            40
                                  RSTBIT
                                            EQU
                                                  200Q
340:000 000:200
                            41
                                  READY
                                            EQU
                                                  2000
340:000 000:210
340:000 000:250
                            42
                                            EQU
                                  RDCMD
                                                  210Q
                            43
                                  WRCMD
                                            EQU
                                                  250Q
340:000 000:300
                            44
                                  STBITS
                                            EQU
                                                 3000
                                                  304Q
340:000 000:304
                            45
                                  RACMD
                                            EQU
340:000 000:320
                            46
                                  CLRCMD
                                            EQU
                                                  320Q
                            47
                            48
                                  *NP
```

```
340:000 303 151 340
                            49
                                 DBOOT
                                          JM P
                                                BOOT
340:003 303 351
340:006 303 332
                            50
                                          JMP
                                                CIN
                 340
                                 TERMIN
                 340
                                          JMP
                                                COUT
                            51
                                 TRMOUT
                                                HOME
340:011 303 132
                            52
                                          JMP
                 341
                                 TKZERO
340:014 303 213 341
                            53
                                 TRKSET
                                          JM P
                                                SEEK
340:017 303 201
340:022 303 103
                  341
                            54
                                 SETSEC
                                          JM P
                                                SECSET
                  341
                            55
                                 SETDMA
                                          JMP
                                                DMA
340:025 303 335
                 341
                            56
                                          JMP
                                                READ
                                 DREAD
340:030 303 274 341
340:033 303 074 341
                            57
                                 DWRITE
                                          JMP
                                                WRITE
                            58
                                          JMP
                                                DRIVE
                                 SELDRV
340:036 303 370 340
                            59
                                 TPANIC
                                          JMP
                                                CPAN
340:041 303 003
                 341
                            60
                                 TSTAT
                                          JMP
                                                TMSTAT
340:044 303 064
                 341
                            61
                                 DMAST
                                          JMP
                                                DMSTAT
340:047 303 011
                            62
                                 STATUS
                                                DISKST
                  341
                                          JM P
340:052 303 305
340:055 303 263
                 340
                            63
                                 DSKERR
                                          JMP
                                                LERROR
                 343
                            64
                                 SETDEN
                                          JMP
                                                DENFIX
340:060 303 345 343
                            65
                                 SETSID
                                          JMP
                                                SIDEFX
                            66
                                           DS
                                                66Q
340:063 000:066
                            67
                            68
                            69
                                 BOOT
340:151
                                                SP, TRACK+1 initialize SP
340:151 061 372 347
                            70
                                           LXI
                                          CALL TIMOUT
340:154 315 322 343
                            71
                                                          poc/reset timeout
                            72
                                          LXI
                                                H,1
340:157 041 001 000
340:162 345
                            73
                                                          track O, sector 1
                                           PUSH H
340:163 056 011
                            74
                                                L.DCRINT set up the
                                          IVM
340:165 345
340:166 046 377
                                                          -side select
                            75
                                           PUSH H
                            76
                                          MVI H,377Q
                                                          -and initial
340:170 345
                            77
                                          PUSH H
                                                          -drive
                                          PUSH H
                                                          -parameters
340:171 345
                            78
340:172 345
340:173 345
                            79
                                          PUSH H
                            80
                                          PUSH H
                            81
                                          LXI H,10Q
                                                          initialize
340:174 041 010 000
340:177 345
340:200 056 176
                            82
                                          PUSH H
                                                          -tzflag & cdisk
                                                L,176Q
                                                          initialize
                            83
                                          MVI
                                                          -disk & drvsel
                            84
                                          PUSH H
340:202 345
                                                L,10Q
                                                          initialize
340:203 056 010
                            85
                                          MVI
340:205 345
                                                          -hdflag & dsflag
                            86
                                          PUSH H
340:206 046 030
                                           MVI H,30Q
                                                          initialize
                            87
                                                          -timer constant
                                           PUSH H
                            88
340:210 345
340:211 076 177
                                                A,177Q
                                                          start 1791
                            89
                                           MVI
340:213 062 371
340:216 076 320
                            90
                  343
                                           STA
                                                DREG
                            91
                                           MVI
                                                A, CLRCMD 1791 reset
                            92
                                           STA
                                                CMDREG
340:220 062 374 343
340:223
                            93
                                 LDHEAD
                                                          load the head
-and test for
                            94
340:223 257
                                           XRA
                                                Α
                            95
                                           CALL HDCHK
340:224 315 033 343
                                                          -drive ready
340:227 322 245 340
                            96
                                           JNC DOOROK
340:232 076 001
                            97
                                           MVI
                                                A, LIGHT
                                                          turn on the
                                                DCREG
                                                          -error LED
340:234 062 366 347
                            98
                                           STA
                                                          timeout to
340:237 315 322 343
                            99
                                           CALL TIMOUT
                            100
                                                          -close drive door
340:242 303 223 340
                                           JMP
                                                LDHEAD
                            101
                                  *NP
```

340:245 340:245 340:247 340:252	076 062 315	366	347 343	102 103 104 105	DOOROK		DCREG MEASUR	turn off the -error LED head load time
340:255 340:256 340:261 340:262 340:263 340:266	001 305 325 041 345		347	106 107 108 109 110		POP LXI PUSH PUSH LXI PUSH	B D H,O	adjust the stack OH DMA addr initialize -dmaadr & timer initialize -error counts
340:267 340:270 340:271 340:273	305 006	014		112 113 114 115	LDLOOP	NOP PUSH MVI	В В,12	debug instruction boot address number of retrys
340:273 340:274 340:277 340:300	315 301 320	335	341	116 117 118 119		PUSH CALL POP RNC	B READ B	save the retry no. read boot sector restor retry no. successful read?
340:301 340:302 340:305	302		340	120 121 122	LERROR	DCR JNZ	B LDLOOP	no! - count down - and try again
340:305 340:307 340:312	021		242	123 124 125	LELOOP	MVI LXI	C,11Q D,242:30	3Q
340:312 340:313 340:314 340:315 340:320 340:322 340:323	172 263 302 076 251 117	010		126 127 128 129 130 131 132		DCX MOV ORA JNZ MVI XRA MOV	D A,D E LELOOP A,1OQ C C,A	blink -the LED at -top of the
340:324 340:327				133 134 135		STA JMP	DCMD LERROR+2	-circuit board
340:332 340:335 340:337 340:342 340:344 340:344 340:350	346 302 171 057 062 057	010 332	340	136 137 138 139 140 141 142 143	COUT	LDA ANI JNZ MOV CMA STA CMA RET	USTAT OSTAT COUT A,C UDATA	get UART status output ready mask test buffer empty character data negative logic bus send data to UART make positive
340:351 340:351 340:354 340:356 340:361 340:364 340:365 340:367	346 302 072 057 346	004 351 370	343 340 343	145 146 147 148 149 150 151 152	CIN	LDA ANI JNZ LDA CMA ANI RET	USTAT ISTAT CIN UDATA 177Q	get UART status input ready mask wait for input get the character adjust for negative bus trim to 7 bits
340:370 340:370 340:373 340:375 340:376 341:001 341:002	346 300 315 271	004	343 340	154 155 156 157 158 159 160 161	CPAN *NP	ANI RNZ CALL	ISTAT CIN	get UART status input ready mask test for data get character test for panic chtr

341:003 341:003 341:006 341:010	346		343	163 164 165 166 167	TMSTAT	LDA ANI RET	USTAT ISTAT	get UART status input ready mask
341:011 341:011 341:014 341:015	116 043	375	343	168 169 170 171	DISKST	LXI MOV INX	C,M H	most recent -track to C most recent
341:016 341:017 341:022 341:023 341:025	072 057 346 017		347	172 173 174 175 176		MOV LDA CMA ANI RRC	B,M DCREG 1	-sector to B get current -density in -the msb -position
341:026 341:027 341:032 341:033 341:034	072 007 007 007	367	347	177 178 179 180 181		MOV LDA RLC RLC RLC	D, A SIDE	save in D put the -most recent -side select -in bit positin
341:035 341:037 341:042 341:044 341:045 341:046	127 072 356 027 027	350 010	347	182 183 184 185 186 187 188		ORA MOV LDA XRI RAL RAL ADD	D D, A DSFLAG DSIDE	-6 and merge save in D get the -most recent -double sided -status and place -in bit position
341:047 341:050 341:053 341:054 341:055	127 072 027 027 262	375	347	189 190 191 192 193		MOV LDA RAL RAL ORA	D, A SECLEN	-5 and merge get the -sector length -code bits in -positions 2 & 3
341:056 341:057 341:062 341:063	072 202	354	347	194 195 196 197		MOV LDA ADD RET	D, A CDISK D	-and merge get the current -disk no. in bit -positions 0 & 1
341:071 341:072		346	347	198 199 200 201 202 203 204 205	DMSTAT	PUSH LHLD MOV MOV POP RET	H DMAADR B,H C,L H	save the HL pair move the -DMA address to -the BC pair recover HL
341:074 341:074 341:075 341:077 341:102	346 062	003 353	347	206 207 208 209 210 211 212	DRIVE *NP	MOV ANI STA RET	A,C 3 DISK	drive select -values must be -between zero -and three

341:103 341:103 341:106 341:107 341:112 341:115 341:116 341:121	011 332 041 011 322 076	124 010	040	213 214 215 216 217 218 219 220 221	DMA .	LXI DAD JC LXI DAD JNC MVI RET	H,-RAM B DMASET H,8-ORIG B DMASET A,20Q	test the -DMA address -for conflict IN -with the I/O -on the DJ/2D -controller
341:124 341:125 341:125 341:126 341:131	140 151	346	347	227 223 224 225 226 227	DMASET	MOV MOV SHLD RET	H,B L,C DMAADR	store the -BC pair
341:152	330 315 365 237 062 257 062	160371375355	347 347 343 347	228 229 230 231 232 233 234 235 236 237	HOME	RC CALL PUSH SBB STA STA XRA STA	A TRACK TRKREG A TZFLAG	load the head not ready error move the head save status update the -track -registers set the not -verified flag
341:164 341:167 341:171 341:174 341:176 341:177	257 062 041 076 315 346 300		347 000	238 239 240 241 242 243 244 245 246 247 248	HENTRY	JMP XRA STA LXI MVI CALL ANI RNZ STC RET	A HDFLAG H,O A,HCMD CENTRY TZERO	unload the head set the force -verify flag timeout constant move the head to track O track zero bit error flag
341:202 341:203 341:204 341:205 341:207	310 346	037 370	347	249 250 251 252 253 254 256 256 257	SECSET	XRA ORA STC RZ ANI STA RET	A C : 37Q SECTOR	test for -zero value error flag error return trim & clear cry
	376 077 330 062		347	258 259 260 261 262 263 264 265 266	SEEK *NP	MOV CPI CMC RC STA RET	•	test for -track -too large

341:224				267	ISSUE			
341:224 341:227 341:232 341:234	315	226	347 343	268 269 270 271	ISLOOP	STA CALL MVI	ECOUNT+1 MEASUR C,1	update count find the index start w/sector 1
341:234 341:235 341:240 341:243 341:244	062 072 271	376 370	343 347	272 273 274 275 276	102001	MOV STA LDA CMP RZ	A,C SECREG SECTOR C	<pre>initialize the -sector register test for -target sector</pre>
341:245 341:247 341:252 341:255 341:256	076 315 332 014	135 040	342	277 278 279 280 281		IVM	A, RDCMD COMAND PLEAVE C ISLOOP	do a fake -read command abort on error increment sector no.
341:261 341:261 341:264 341:265 341:270 341:273	110 021 052	377	343	282 283 284 285 286 287 288	COMNDP	STA MOV LXI LHLD RET	CMDREG C,B D,DATREG DMAADR	start the operation initialize block count data register transfer address
341:274 341:274 341:277				289 290 291 292	WRITE	CALL JC	PREP LEAVE	prepare for write abort operation
341:302 341:302 341:304 341:307			341	293 294 295 296	WRENTRY WRLOOP	MVI CALL	A,WRCMD COMNDP	start a write
341:310 341:311 341:312 341:313 341:315 341:316 341:316 341:320 341:321 341:322 341:323 341:324 341:327	043 022 176 043 022 176 043 022 015 176 043 022 302 041	307 302 373		297 298 299 300 301 302 303 304 305 306 307 308 311 312 313	*NP	MOV INX STAX MOV INX STAX DCR MOV INX STAX JNZ LXI JMP	A,M H D A,M H D C A,M H D WRLOOP	load 1st byte of data advance pointer write 1st byte of data load 2nd byte of data advance pointer write 2nd byte of data load 3rd byte of data advance pointer write 3rd byte of data reduce block count load 4th byte of data advance pointer write 4th byte of data write next 4 bytes return entry addr

341 : 335				314	READ			
341:335 341:340 341:343		063 042		315 316 317	RDENTRY	CALL JC	PREP LEAVE	prepare for read abort operation
341 : 343	076 315		341	318 319 320	RDLOOP	MVI CALL	A,RDCMD COMNDP	start a read
341:350 341:351 341:352 341:353 341:355 341:355 341:356 341:360 341:361 341:363 341:363 341:363 341:363	167 043 032 167 043 015 043 015 043 302	350 343		321 323 324 325 327 327 333 333 333 333 333 333 333 333	NDB001	LDAX MOV INX LDAX MOV INX LDAX MOV INX DCR LDAX MOV INX JNZ LXI	M, A H D M, A H D M, A H C D M, A H C D	read 1st byte store 1st byte advance pointer read 2nd byte store 2nd byte advance pointer read 3rd byte store 3rd byte advance pointer reduce block count read 4th byte store 4th byte advance pointer read next 4 bytes Y return entry addr
341:374 341:377 342:002 342:004 342:011 342:014 342:017	072 075 372	154 137 041 020 040 342		33333341 3341 3445 3445 3447 3490 3590	CBUSY	PUSH LXI CALL ANI JZ CPI JNZ LDA DCR JM STA RET	H H, CSTAT BUSY 137Q LEAVE-1 20Q PLEAVE ECOUNT A STEST ECOUNT	save return wait for 1791 -to finish command error bit mask no error premature interrupt other error type decrement error -count number 1 hard interrupt error update count do operation over
342:027 342:032 342:033	075 362	224		351 352 353	OTEOT	LDA DCR JP	ECOUNT+1 A ISSUE	decrement error -count number 2 issue a command irrecoverable error!
342:036 342:040 342:040 342:041 342:042	076 067 341	020		354 355 356 357	PLEAVE LEAVE	MVI STC POP	A,20Q H	error flag adjust the stack
342:042 342:043	072 356 062 072 062 361		347 343 347 343	358 359 360 361 362 364 365 366 367	*NP	PUSH LDA XRI STA LDA STA POP RET	PSW DCREG LOAD DCMD DRVSEL DREG PSW	save the status control bits toggle the -head load bit enable access to -the data register recover the status

342:063				368	PREP			
342:063	315	343	342	369	11/131	CALL	HDLOAD	load the head
342:066	330			370		RC	•	test for drive ready
342:067		375	343	371		LDA	TRKREG	get old track test for head
342:072 342:073		160	341	372 373		INR CZ	A HENTRY	-not calibrated
342:076) i i	374		RC	•	seek error?
342:077			343	375		LXI	•	old track
342:102 342:105		371	347	376 377		LDA CMP	TRACK M	new track test for head motion
342:106				378		INX	H	advance to the
342:107				379		INX	H	-data register
342:110 342:111				380 381		MOV MOV	M,A A,C	save new track turn off data reg
342:112	062			382		STA	DREG	-access control bit
342:115		152	342	383 301		JZ XRA	TVERFY A	test for seek
342:120 342:121		351	347	384 385			HDFLAG	force a read -header operation
342:124	072	372	343	386		LDA	DSTAT	get the double
342:127			717	387 388		ANI STA	DSIDE DSFLAG	-sided flag save for status
342:131 342:134		350	241	389		RAR	·	shift for
342:135	037			390		RAR	•	-3/6 ms step
342:136 342:137		030		391 392		RAR ADI	SKCMD	-rate constant do a
342:141		000	000	393		LXI	H, O	-seek
342:144	315	142	343	394		CALL	CENTRY	-operation
342:147	332	216	342	395 396		JC	SERROR	seek error?
342:152				397	TVERFY			
342:152		351	347	398 300		LDA	HDFLAG	get the force
342:155 342:156	302	271	342	399 400		ORA JNZ	A CHKSEC	-verify hdr flag no seek & head OK
342:161	006		J 1-	401		IVM	B,2	verify retry count
342:163	076	075		402	SLOOP	MITT	A CHAMD	do o monifer
342:163 342:165			343	403 404			A, SVCMD COMAND	do a verify -command
342:170	346			405		ANI	231Q	error bit mask
342:172 342:173		225	710	406 407		MOV JZ	D,A RDHDR	save no error!
342:176		366		407		LDA	DCREG	denisty control
342:201	356	001		409		XRI	DENSITY	flip the density
342:203 342:206		366 372		410 411		STA STA	DCREG DCMD	update and -change density
)12	J 4 J	412		DCR	В	decrement retry
342:212	302	163	342	413		JNZ	SLOOP	-count & test
342:215 342:216	172			414 415	SERROR	MOV	A , D	restore error bits
342:216				416		STC		error flag
342:217		160	711	417		PUSH		save errors
342:220 342:223		160	J41	418 419		POP	HENTRY PSW	seek to trk O recover errors
342:224				420		RET		
				421	*N P			

340.005		422	RDHDR			
342:225 342:225 006	012	423		MVI	B,12Q	number of retrys
342:227 342:227 021 342:232 041 342:235 076 342:237 062	304	424 425 426 427 428 429	RHLOOP	LXI LXI MVI STA		data register data pointer start a read header operation
342:242 342:242 032 342:243 167 342:244 054 342:245 302 342:250 041 342:253 315 342:256 267 342:257 312 342:262 005	374 343 154 343 271 342	430 431 432 433 434 435 436 437 438	KIIDI	ORA JZ DCR	M,A L RHL1 H,CSTAT BUSY A CHKSEC B	get disk data store in mem advance pointer test end of page wait for 1791 -to finish cmd test for errors transfer OK? no! - test for
342:263 302 342:266 303		439 440		JNZ JMP	RHLOOP SERROR	-hard error recalibrate
342:271 342:271 072 342:274 117 342:275 006 342:277 041 342:302 011 342:303 072	000 337 342 370 347	441 442 443 444 445 446 447 448	CHKSEC	LDA MOV MVI LXI DAD LDA MOV	SECLEN C,A B,O H,STABLE B SECTOR B,A	get the sector -size and setup -the table offset sector table sector size pntr get the sector -and save in B
342:306 107 342:307 206 342:310 076 342:312 330 342:313 170 342:314 062 342:317 076 342:321 041 342:324 042	020 376 343 040 005 005	449 450 451 452 453 454 456		ADD MVI RC MOV STA MVI LXI SHLD	A,B SECREG A,40Q H,5:005Q ECOUNT	compare w/table error flag error return initialize 1791 -sector register 128 byte sector
342:327 342:327 015 342:330 107 342:331 370 342:332 027 342:333 267 342:334 303		457 458 459 460 461 462 464 465	SZLOOP	DCR MOV RM RAL ORA JMP	C B,A A SZLOOP	reduce size count sector size to B return on minus double the count clear the carry
342:337 342:337 345 342:340 345 342:341 360 342:342 367		466 467 468 469 470 471	STABLE *NP	DB DB DB DB	345Q 345Q 360Q 367Q	26 sector diskettes 26 sector diskettes 15 sector diskettes 8 sector diskettes

342:343 04 342:346 11 342:347 04 342:350 13 342:351 16 342:353 17 342:355 06 342:356 31 342:356 31 342:356 31 342:367 03 342:376 04 342:377 07 342:377 07 343:000 07 343:001 07 343:010 07 343:010 07 343:010 07 343:010 07 343:010 07 343:010 07 343:016 07	16 43 51 43 73 71 76 60 12 60 13 14 15 16 17 17 17 17 17 17 17 17 17 17 17 17 17	343347343	4774478901234567890123456789012345678901234567890123456789012345678901234	HDLOAD	LXI MOV MOV MOV MOV MOV MOV MOV MOV MOV DAD MOV LDAV POP DAD MOV LDAV POP DAD MOV STAX MOV STAX MOV	D,OB,DDDDCREGM,AHD,TRKREGDM,AHBBBA,MDCREGHA,M	new drv ptr save new drv in C current drv ptr save old drv in E update current drv home cmd flag test for -drive change head load mask update the mask no drive change? addr of drive table save table addr set up the -offset address calculate the -parameter addr save the density status track pointer 1791 trk reg get current track save in the table beginning of table new drive -table pointer get density status update DCREG get the old -track number -and update 1791 drive select bits
343:020 343:020 00 343:021 01	07 5 52 020 16 177 52 352		505 506 507 508 509 510 511	DSROT *NP	RLC DCR JP ANI STA XRA	C DSROT 177Q DRVSEL A	rotate to -select the -proper drive set the run bit save in drv reg force a head load

343:061 117 343:062 072 343:065 107 343:066 072 343:071 326 343:073 237 343:075 057 343:076 260 343:077 167 343:100 361 343:101 302 343:100 343:110 343:110 053 343:110 053 343:110 345 343:111 174 343:112 265 343:113 302 343:117 176 343:117 176 343:117 346 343:123 072 343:123 072 343:131 076 343:131 076 343:131 076 343:133 067 343:134 311	351 347 352 347 367 347 371 343 100 347 001 343 344 347 110 343 200 366 347 006 347	55555555555555555555555555555555555555	COMAND	DCX MOV ORA JNZ POP MOV ANI RNZ LDA ORI MOV MVI STC RET	DRVSEL C,A SIDE . C DREG ACCESS C,A DCREG B,A TRACK 1 A A . B M,A PSW RDYCHK H TIMER H A,H L TLOOP H A,M READY DCREG ULOAD M,A A,READY	test for -head loaded save the head -loaded status get current drive save get current side -and merge -with drive select select drive & side toggle access bit save for PREP routine den & head cntl bits save get the new track force single -density -if track = 0 compliment merge w/control bits load head & set density head load status conditionally -wait for head -load time out test for -head load -time out test for -drive ready force a -head -unload set drive -not ready -error flag
343:135 052 3 343:140 051 343:141 051	344 347	558 559 560		DAD	TIMER H H	get index count -and multiply -by four
343:146 167	374 343	562 563 564			H, CSTAT M, A	save in D-E pair issue command -to the 1791
343:147 343:147 176 343:150 037 343:151 322	147 343	566 567 568		MOV RAR JNC	A,M NBUSY	wait -for the -busy flag

343:154				570	BUSY			
343:154				571		MOV	A , M	test for
343:155 343:156	037 176			572 573		RAR Mov	A,M	-device busy restore status
343:157				574		RNC	A , Pi	return if not busy
343:160 343:163		166	343	575 576	DAMCH	JМР	PATCH+3	jump around patch
343:163	303	343	342	577	PATCH	JM P	HDLOAD	patch for old ATE
343:166	033			578		DCX	D	test for
343:167 343:170				579 580		MOV ORA	A,D E	-two disk -revolutions
343:171	-	154	343	581		JNZ	BUSY	47 machine cycles
343:174				582		MOV	E, M	get error code
343:175 343:176				583 584		PUSH INX	H H	save cmd address track register
343:177	126			585		MOV	D, M	save present track
343:200			347	586		LDA	DRVSEL	control bits
343:203 343:205			343	587 588		XRI STA	RSTBIT DREG	reset the 1791 -controller to
343:210	356			589		XRI	STBITS	-clear the
343:212		271	717	590 501		XTHL		-command busy
343:213 343:216			343	591 592		STA MVI	DREG M.CLRCMD	-fault condition force interrupt
343:220	343			593		XTHL	•	restore the
343:221 343:222	162			594 595		MOV POP	M,D H	-the track reg restore the stack
343:223				596		MOV	A,E	error code to A
343:224				597		STC	•	-error flag
343:225	211			598 599		RET		
343:226				600	MEASUR			
343:226				601		LXI	D,O	initialize count
343:231 343:234		372 020	242	602 603		LXI MVI	H, DSTAT C, INDEX	status port index bit flag
343:236				604	INDXLO		ŕ	
	176			605		MOV	A,M	wait for
343:237 343:240		236	343	606 607		ANA JZ	C INDXLO	<pre>-index -pulse high</pre>
343:243			<i>y</i> 1 <i>y</i>	608	INDXHI			F
	176			609		VOM	A,M	wait for
343:244 343:245		243	343	610 611		ANA JNZ	C INDXHI	-index -pulse low
343:250		- , ,	J 1 J	612	INDXCT	0112	11121111	par 50 10 W
343:250				613		INX	D	advance count
343:251 343:252	343 343			614 615		XTHL XTHL		four dummy -instructions
343:253	343			616		XTHL		-to lengthen
343:254				617		XTHL	• •	-the delay
343:255 343:256	176 241			618 619		MOV ANA	A,M C	wait for -the index
343:257	312	250	343	620		JZ	INDXCT	-to go high
343:262	311			621 622	*ND	RET	•	98 machine cycles
				022	*NP			

343:263 343:264 343:266 343:267 343:270 343:277 343:277 343:277 343:300 343:300 343:300 343:300 343:301 343:301 343:311 343:311 343:311 343:311 343:311 343:311	171 346 057 107 041 136 043 176 243 043 176 365 043 176 176 176	353 000 001	347 347	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	DENFIX	MOV ANI CMA MOV LXI MOV MVI INX MOV XRA PUSH INX DAD DAD MOV ORI ANA MOV POP RNZ MOV STA RET	A,C 1 B,A H,DISK E,M D,O H A,M E PSW H H D D A,M 1 B M,A PSW A,M DCREG	trim the -excess bits compliment and -save in B new disk ptr get disk no. offset addr current disk ptr move to ACC cmpr old w/new save status disk table -address add the -offset get parameters mask off density set new density update parameters test new=old? updata CDISK -also
343:322 343:322 343:325 343:325 343:326 343:327 343:330		325	000 343	648 649 655 655 655 655 655 655 655 655 655 65	TIMOUT TILOOP SBEGIN	LXI DCX MOV ORA XTHL XTHL JNZ RET	H,O H A,H L . TILOOP	time-out delay decrement count test for delay -count equal zero long NOP -instruction
343:336 343:337 343:342 343:342 343:343 343:344	345 041 351 341 311	342	343	661 662 663 664 665 666	DSTALL	PUSH LXI PCHL POP RET	H H, DSTALL H	
343:346 343:350 343:351 343:352			347	668 669 670 671 672 673 674 675 676	*NP	MOV ANI RAL RAL RAL STA RET	A,C 1	get the side bit trim the excess move the bit -to the side -select bit -position save side bit

```
343:360
                           678
                                 PWRJMP
343:360 000
                           679
                                          NOP
                                                          power-on
343:361 000
                           680
                                          NOP
                                                          -jump
343:362 000
                           681
                                          NOP
                                                          -sequence
343:363 000
                           682
                                          NOP
                                                          -with NOP
343:364 000
343:365 303 000 340
                           683
                                          NOP
                                                          -padding
                           684
                                          JM P
                                                DBOOT
                            685
343:370 000:010
                            686
                                          DS
                                                100
                                                          I/O locations
                            687
347:311
                            688
                                          AORG RAM+3:311Q
                            689
347:311 000:031
                            690
                                 STACK
                                          DS
                                                31Q
                           691
347:342 000 000
                            692
                                                          error count cells
                                 ECOUNT
                                          DW
347:344 000 030
                           693
                                 TIMER
                                          DW
                                                30:000Q head load time out
347:346 000 347
                           694
                                 DMAADR
                                          DW
                                                RAM+300H dma address
347:350 010
                           695
                                 DSFLAG
                                          DB
                                                100
347:351 000
                           696
                                 HDFLAG
                                          DB
                                                0
                                                          read header flag
347:352 176
                           697
                                 DRVSEL
                                          DB
                                                176Q
                                                          drive select constant
347:353 000
                           698
                                 DISK
                                          DB
                                                0
                                                          new drive
347:354 010
                           699
                                 CDISK
                                          DB
                                                100
                                                          current disk
347:355 000
                           700
                                 TZFLAG
                                                          home cmd indicator
                                          DB
                                                0
347:356 011
                           701
                                 DOPRAM
                                          DB
                                                11Q
                                                          drive O parameters
347:357
        377
                           702
                                 DOTRK
                                          DB
                                                          drive O track no
                                                377Q
347:360 011
                           703
                                                          drive 1 parameters
                                 D1PRAM
                                          DΒ
                                                11Q
                                                          drive 1 track no
                                                377Q
347:361
        377
                           704
                                 D1TRK
                                          DB
347:362 011
                                                          drive 2 parameters
                           705
                                 D2PRAM
                                          DB
                                                110
347:363
         377
                           706
                                 D2TRK
                                                          drive 2 track no
                                          DB
                                                377Q
347:364 011
                                                          drive 3 parameters
                           707
                                 D3PRAM
                                          DB
                                                11Q
347:365 377
                                                          drive 3 track no
                           708
                                 D3TRK
                                          DB
                                                377Q
347:366 011
                           709
                                 DCREG
                                          DB
                                                11Q
                                                          current parameters
347:367 000
                           710
                                 SIDE
                                          DB
                                               0
                                                          new side
347:370 001
                           711
                                 SECTOR
                                          DB
                                                1
                                                          new sector
347:371 000
                           712
                                 TRACK
                                          DB
                                               0
                                                          new track
347:372 000
                           713
                                 TRKNO
                                          DΒ
                                               0
                                                          disk
                           714
347:373 000
                                 SIDENO
                                          DΒ
                                                0
                                                          -sector
347:374 000
                           715
                                 SECTNO
                                          DB
                                               0
                                                          -header
347:375 000
                           716
                                 SECLEN
                                               0
                                          DB
                                                          -data
347:376 000
                           717
                                                \bigcirc
                                                          -buffer
                                 CRCLO
                                          DB
347:377 000
                           718
                                 CRCHI
                                          DB
                                                \bigcirc
```

```
E000
                              1
                                              AORG OEOOOH
                              2
E000
         E000
                              3456
                                    ORIGIN
                                              EQU
                                                    340:000Q
E000
          E3DE
                                    BEGINS
                                              EQU
                                                    ORIGIN+3:336Q
E000
          E400
                                    RAM
                                              EQU
                                                    ORIGIN+4:000Q
E000
          E3F8
                              7
                                    ΙO
                                              EQU
                                                    ORIGIN+3:370Q
E000
          E3F8
                              8
                                    UDATA
                                              EQU
                                                    ΙO
E000
          E3F9
                              9
                                    DREG
                                              EQU
                                                    I0+1
E000
         E3F9
                              10
                                    USTAT
                                              EQU
                                                    I0+1
E000
         E3FA
                              11
                                    DCMD
                                              EQU
                                                    I0+2
E000
          E3FA
                              12
                                    DSTAT
                                              EQU
                                                    I0+2
                              13
14
E000
         E3FB
                                    CSTALL
                                              EQU
                                                    I0 + 3
         E3FC
E3FC
E000
                                    CMDREG
                                              EQU
                                                    I0+4
                              15
16
E000
                                    CSTAT
                                              EQU
                                                    10+4
E000
         E3FD
                                    TRKREG
                                              EQU
                                                    10 + 5
E000
         E3FE
                              17
                                    SECREG
                                              EQU
                                                    I0+6
E000
         E3FF
                              18
                                    DATREG
                                              EQU
                                                    I0 + 7
                              19
E000
         0001
                              20
                                    LIGHT
                                              EQU
                                                    1
E000
         0001
                              21
                                    HEAD
                                              EQU
                                                    1
E000
         0001
                              22
                                    DENSITY EQU
                                                    1
E000
         0004
                              23
                                    ISTAT
                                              EQU
                                                    4
E000
         0004
                              24
                                    INTRQ
                                              EQU
                                                    4
                              25
E000
         0004
                                    TZERO
                                              EQU
                                                    4
E000
         0004
                              26
                                    LOAD
                                              EQU
                                                    4
E000
         0006
                              27
                                    ULOAD
                                              EQU
                                                    6
E000
         8000
                              28
                                    OSTAT
                                              EQU
                                                    100
E000
         0008
                              29
                                    DSIDE
                                              EQU
                                                    10Q
E000
                              30
31
         0009
                                    NOLITE
                                              EQU
                                                    110
E000
         0009
                                    DCRINT
                                              EQU
                                                    11Q
                              32
33
E000
         0009
                                    HCMD
                                              EQU
                                                    11Q
E000
         0010
                                              EQU
                                    INDEX
                                                    20Q
E000
         0012
                              34
                                    WINDXD
                                              EQU
                                                    22Q
                              35
36
E000
         0018
                                    SKCMD
                                              EQU
                                                    30Q
E000
         001 A
                                                    32Q
                                    RINDXD
                                              EQU
E000
         001D
                              37
                                    SVCMD
                                              EQU
                                                    35Q
E000
         0040
                              38
                                    WPROT
                                              EQU
                                                    100Q
                              39
E000
         0040
                                    ACCESS
                                              EQU
                                                    100Q
E000
         0080
                              40
                                    RSTBIT
                                              EQU
                                                    200Q
E000
         0080
                              41
                                    READY
                                              EQU
                                                    200Q
E000
         8800
                              42
                                              EQU
                                    RDCMD
                                                    210Q
E000
         8A00
                              43
                                    WRCMD
                                              EQU
                                                    250Q
E000
         00C0
                              44
                                    STBITS
                                              EQU
                                                    300Q
E000
                              45
46
         00C4
                                    RACMD
                                              EQU
                                                    304Q
E000
         OODO
                                                    320Q
                                    CLRCMD
                                              EQU
                              47
                              48
                                    *NP
```

```
E000
         C3 69 E0
                            49
                                  DBOOT
                                           JMP
                                                 BOOT
E003
         C3 E9 E0
                            50
                                  TERMIN
                                           JMP
                                                 CIN
E006
         C3 DA EO
                            51
                                  TRMOUT
                                           JMP
                                                 COUT
         C3 5A E1
E009
                            52
                                  TKZERO
                                           JM P
                                                 HOME
         C3 8B E1
EOOC
                            53
                                  TRKSET
                                           JMP
                                                 SEEK
EOOF
         C3 81 E1
                            54
                                  SETSEC
                                           JM P
                                                 SECSET
E012
         C3 43 E1
                            55
                                  SETDMA
                                           JMP
                                                 DMA
                            56
E015
         C3 DD E1
                                  DREAD
                                           JM P
                                                 READ
E018
         C3 BC E1
                            57
                                  DWRITE
                                           JMP
                                                 WRITE
EO1B
         C3 3C E1
                            58
                                  SELDRV
                                           JM P
                                                 DRIVE
         C3 F8 E0
EO1E
                            59
                                  TPANIC
                                           JMP
                                                 CPAN
E021
         C3 O3 E1
                            60
                                  TSTAT
                                           JMP
                                                 TMSTAT
E024
         C3 34 E1
                            61
                                  DMAST
                                           JMP
                                                 DMSTAT
         C3 09 E1
E027
                            62
                                  STATUS
                                           JM P
                                                 DISKST
         C3 C5 E0
C3 B3 E3
EO2A
                            63
                                  DSKERR
                                           JM P
                                                 LERROR
EO2D
                            64
                                  SETDEN
                                           JMP
                                                 DENFIX
E030
         C3 E5 E3
                            65
                                  SETSID
                                           JM P
                                                 SIDEFX
                            66
E033
         0036
                            67
                                           DS
                                                 66Q
                            68
E069
                            69
                                  BOOT
E069
         31 FA E7
                            70
                                           LXI
                                                 SP, TRACK+1 initialize SP
         CD D2 E3
E06C
                            71
                                           CALL TIMOUT
                                                           poc/reset timeout
EO6F
         21 01 00
                            72
                                           LXI
                                                H.1
E072
         E5
                            73
                                           PUSH H
                                                           track O, sector 1
E073
         2E 09
                            74
                                           MVI
                                                 L, DCRINT set up the
E075
         E5
                            75
                                           PUSH H
                                                           -side select
E076
         26 FF
                            76
                                           MVI
                                                H,377Q
                                                           -and initial
E078
         E5
                            77
                                           PUSH H
                                                           -drive
E079
         E5
                            78
                                           PUSH H
                                                           -parameters
EO7A
         E5
                            79
                                           PUSH H
E07B
         E5
                            80
                                           PUSH H
         21
EO7C
            08 00
                            81
                                           TXI
                                                H,10Q
                                                           initialize
EO7F
         E5
                            82
                                           PUSH H
                                                           -tzflag & cdisk
E080
         2E
            7E
                            83
                                           IVM
                                                L,176Q
                                                           initialize
E082
         E5
                            84
                                           PUSH H
                                                           -disk & drvsel
E083
         2E 08
                            85
                                           MVI
                                                L,10Q
                                                           initialize
E085
         E5
                            86
                                           PUSH H
                                                           -hdflag & dsflag
E086
         26 18
                            87
                                                H,30Q
                                           MVI
                                                           initialize
E088
         E5
                            88
                                           PUSH H
                                                           -timer constant
E089
         3E 7F
                            89
                                           MVI
                                                A.177Q
                                                           start 1791
E08B
         32 F9 E3
                            90
                                           STA
                                                DREG
E08E
         3E DO
                            91
                                           MVI
                                                A, CLRCMD 1791 reset
         32 FC E3
E090
                            92
                                           STA
                                                CMDREG
E093
                            93
                                  LDHEAD
E093
        ΑF
                            94
                                           XRA
                                                           load the head
                                                Α
E094
         CD 1B E3
                            95
                                           CALL HDCHK
                                                          -and test for
E097
         D2 A5 E0
                            96
                                           JNC
                                                DOOROK
                                                           -drive ready
EO9A
         3E 01
                            97
                                           MVI
                                                A, LIGHT
                                                           turn on the
EO9C
         32 F6 E7
                            98
                                           STA
                                                DCREG
                                                          -error LED
E09F
         CD D2
               E3
                            99
                                           CALL TIMOUT
                                                          timeout to
EOA2
        C3 93 E0
                            100
                                           JMP
                                                LDHEAD
                                                          -close drive door
                            101
                                  *NP
```

EOA5			102	DOOROK			
EOA 5 EOA 7 EOA A EOA D	3E 09 32 F6 CD 96 C1		103 104 105 106		MVI STA CALL POP	A, NOLITE DCREG MEASUR B	turn off the -error LED head load time
EOA E EOB 1	01 00 C5	E7	107 108		LXI PUSH	B, RAM+300	adjust the stack OH DMA addr initialize
EOB2 EOB3	D5 21 00	00	109 110		PUSH LXI	D H,O	-dmaadr & timer initialize
EOB6 EOB7	E5 00		111		PUSH NOP	•	-error counts debug instruction
EOB8 EOB9 EOBB	05 06 OC		113 114	T DT OOD	PUSH MVI	B B,12	boot address number of retrys
EOBB EOBC EOBF	C5 CD DD C1	E1	115 116 117 118	LDLOOP	POP	READ. B	save the retry no. read boot sector restor retry no.
EOCO EOC1 EOC2 EOC5	DO 05 C2 BB	EO	119 120 121 122	LERROR	RNC DCR JNZ	B LDLOOP	successful read? no! - count down -and try again
EOC 7 EOC A	OE 09 11 C3	A2	123 124 125	LELOOP	MVI LXI	C,11Q D,242:30	3Q
EOC A EOC B	1B 7A		126 127		DCX MOV	D A,D	
EOCC EOCD EODO	B3 C2 CA 3E O8	EO	128 129		ORA JNZ	E LELOOP	1-7-1-1-
EODO EOD2 EOD3	A9 4F		130 131 132		MVI XRA MOV	A,10Q C C,A	blink -the LED at -top of the
EOD4 EOD7	32 FA C3 C7		133 134		STA JMP	DCMD LERROR+2	-circuit board
EODA EODA	3A F9	E3	135 136 137	COUT	LDA	USTAT	get UART status
EODD EODF	E6 08		138 139		ANI JNZ	OSTAT COUT	output ready mask test buffer empty
EOE2 EOE3 EOE4	79 2F	To 2	140 141		MOV CMA	A,C	character data negative logic bus
EOE7 EOE8	32 F8 2F C9	ЕЭ	142 143 144		STA CMA RET	UDATA .	send data to UART make positive
EOE9	71 EO	T1 7	145 146	ĊIN	T.D.4	TIOMAM	L WARDS I I
EOE9 EOEC EOEE	3A F9 E6 O4 C2 E9	_	147 148 149		LDA ANI JNZ	USTAT ISTAT CIN	get UART status input ready mask wait for input
EOF1 EOF4	3A F8 2F		150 151		LDA CMA	UDATA	get the character adjust for negative bus
EOF5 EOF7	E6 7F C9		152 153		ANI RET	177Q	trim to 7 bits
EOF8 EOF8	3A F9	E3	154 155 156	CPAN	LDA	USTAT	get UART status
EOFB EOFD	E6 04 CO		157 158		ANI RNZ	ISTAT	input ready mask test for data
EOFE E101	CD E9 B9	EO	159 160		CALL CMP	CIN C	get character test for panic chtr
E102	C9		161 162	*NP	RET 1		

E103 E103 E106 E108	3A E6 C9	F9 04	E3	163 164 165 166	TMSTAT	LDA ANI RET	USTAT ISTAT	get UART status input ready mask
E109 E109 E10C E10D E10E E10F E112 E113 E115 E116 E117 E11A E11B	21 4E 246 32F 657	FD F6 O1 F7	E7	167 168 169 170 171 172 173 174 175 176 177 178	DISKST	LXI MOV INX MOV LDA CMA ANI RRC MOV LDA RLC RLC	H, TRKREG C, M H B, M DCREG 1 D, A SIDE	most recent -track to C most recent -sector to B get current -density in -the msb -position save in D put the -most recent -side select
E11C E11D E11E E11F E122 E124 E125 E126 E127 E128 E128 E128	07 B2 57 EE 17 17 82 53 17 17	E8 08 FD		181 182 183 184 185 186 187 188 189 190 191		RLC ORA MOV LDA XRI RAL ADD MOV LDA RAL RAL	DD, ADSFLAGDSIDE DD, ASECLEN .	-in bit positin -6 and merge save in D get the -most recent -double sided -status and place -in bit position -5 and merge get the -sector length -code bits in
E12D E12E E12F E132 E133	B2 57 3A 82 C9	EC	E7	193 194 195 196		ORA MOV LDA ADD RET	D, A CDISK D	-positions 2 & 3 -and merge get the current -disk no. in bit -positions 0 & 1
E134 E134 E135 E138 E139 E13A E13B	E5 2A 44 4D E1 C9	E6	E7	198 199 200 201 202 203 204 205 206	DMSTAT	PUSH LHLD MOV MOV POP RET	H DMAADR B, H C, L H	save the HL pair move the -DMA address to -the BC pair recover HL
E13C E13C E13D E13F E142	79 E6 32 C9		E7	206 207 208 209 210 211 212	DRIVE *NP	MOV ANI STA RET	A,C 3 DISK	drive select -values must be -between zero -and three

						•
E143		213	DMA			
E143	21 00 1C	214		LXI	H,-RAM	test the
E146	09	215		DAD	В	-DMA address
E147	DA 54 E1	216		JC	DMASET	-for conflict
E14A	21 08 20	217		LXI	H,8-ORIG	
E14D	09	218		DAD	В	-with the I/O
E14E	D2 54 E1	219		JNC	DMASET	-on the $DJ/2D$
E151	3E 10	22Ó		IVM	A,20Q	-controller
E153	Ć9	221		RET	, , , , ,	
E154		222	DMASET			
E154	60	223		MOV	Н,В	store the
E155	69	224		MOV	L,C	-BC pair
E156	22 E6 E7	225		SHLD	DM A A DR	_ · · · · · ·
E159	C9	226		RET		
		227				•
E15A		228	HOME			
E15A	CD E3 E2	229		CALL	HDLOAD	load the head
E15D	D8	230		RC	•	not ready error
E15E	CD 70 E1	231		\mathtt{CALL}	HENTRY	move the head
E161	F5	232		PUSH	PSW	save status
E162	9F	233		SBB	Α	update the
E163	32 F9 E7	234		STA	TRACK	-track
E166	32 FD E3	235		STA	TRKREG	-registers
E169	AF	236		XRA	Α	set the not
E16A	32 ED E7	237		STA	TZFLAG	-verified flag
E16D	C3 23 E2	238		JMP	LEAVE+1	unload the head
E170	A 70	239	HENTRY	7770 4		
E170	AF	240		XRA	A	set the force
E171	32 E9 E7	241		STA	HDFLAG	-verify flag
E174	21 00 00	242		LXI	H,O	timeout constant
E177	3E 09	243		MVI	A, HCMD CENTRY	move the head
E179	CD 62 E3	244				to track 0
E17C	E6 04	245		ANI	TZERO	track zero bit
E17E E17F	CO 37	246		RNZ		onnon flog
	37	247		STC RET	•	error flag
E180	C9	248		ULI		
E181		249 250	SECSET			
E181	AF	251	DECORI	XRA	Α	test for
E182	B1	252		ORA	C	-zero value
E183	37	253		STC	•	error flag
E184	Ĉ8	254		RZ	•	error return
E185	Ĕ6 1F	254 255		ANI	37Q	trim & clear cry
E187	32 F8 E7	256		STA	SECTOR	
E18A	C9	257		RET		
_ , 4		258				
E18B		259	SEEK			
E18B	79	260		VOM	A,C	test for
E18C	FE 4D	261		CPI	7 7	-track
E18E	3F	262		CMC	•	-too large
E18F	D8	263		RC		_
E190	32 F9 E7	264		STA	TRACK	
E193	C9	265		RET		
		266	*NP			

T2101			067	Tagun			
E194 E194	32 E3	: TP'7	267 268	ISSUE	CI M A	TO COLUMN 1	
E197	CD 96		269		STA CALL	MEASUR	update count find the index
E19A	OE 01		270		MVI	C,1	start w/sector 1
E19C			271	ISLOOP		· , ,	Start Wy Beetool V
E19C	79		272		$M \cap V$	A,C	initialize the
E19D	32 FE		273		STA	SECREG	-sector register
E1AO		E7	274		LDA	SECTOR	test for
E1A3	B9 C8		275		CMP	C	-target sector
E1A4 E1A5	3E 88		276		RZ	A DDawb	1 0 1
E1A7		E3	277 278		MVI	A, RDCMD COMAND	do a fake
EIAA		E2	279		JC JC	PLEAVE	-read command abort on error
E1AD	OC		280		INR	C	increment sector no.
E1AE	C3 9C	E1	281		JMP	ISLOOP	indiamond sector no.
747			282				
E1B1	70 TIO	ng.	283	COMNDP	~		
E1B1 E1B4	32 FC 48	上う	284		STA	CMDREG	start the operation
E1B5		E3	285 286		t LXI	C,B	initialize block count
E1B8		E7	287			DMAADR	data register transfer address
E1BB	C9	(288		RET	DMAADI	cranster address
			289				
E1BC			290	WRITE			
E1BC	CD 33		291			PREP	prepare for write
E1BF E1C2	DA 22	E2	292	TA DELINING DAY	JC	LEAVE	abort operation
E1C2	3E A8		293 294	WRENTRY	MVI	V MDGMD	atomt a unita
E1C4	CD B1	E1	295			A,WRCMD COMNDP	start a write
E1C7			296	WRLOOP	ORDD	OCMINDI	
E1C7	7E		297		MOV	A,M	load 1st byte of data
E1C8	23		298		INX	H	advance pointer
E1C9	12		299		STAX		write 1st byte of data
E1CA	7E		300		VOM	A , M	load 2nd byte of data
E1CB E1CC	23 12		301 302		INX	H	advance pointer
E1CD	7E		302 303		STAX MOV		write 2nd byte of data
E1CE	23		304		INX	A,M H	load 3rd byte of data advance pointer
E1CF	12		305		STAX		write 3rd byte of data
E1DO	OD		306		DCR	C	reduce block count
E1D1	7E		307		VOM	A,M	load 4th byte of data
E1D2	23		308		INX	H	advance pointer
E1D3	12	T7: 4	309 310		STAX		write 4th byte of data
E1D4 E1D7	C2 C7 21 C2		310 311		JNZ	WRLOOP	write next 4 bytes
E1DA	C3 FB		311 312		LXI JMP	CBUSY	return entry addr
· —	- , - 1	_ ·	313	*NP	0111	01001	

E1DD				314	READ			
E1DD E1EO E1E3	CD 3 DA 2			315 316 317	RDENTRY	CALL JC	PREP LEAVE	prepare for read abort operation
E1E3 E1E5 E1E8	3E 8 CD B		1	318 319		MVI CALL	A, RDCMD COMNDP	start a read
E1E9 E1EA E1EB E1EC E1EC E1EF E1FF E1F7 E1F7 E1F8 E1F8	1A 77 23 1A 77 23 1A 77 23 OD 1A 77 23 C2 E	8 E		320 3212 3224 3225 3226 3233 3333 3333 3333 3333 3333	RDLOOP	LDAX MOV INX LDAX MOV INX LDAX MOV INX DCR LDAX MOV INX JNZ LXI	M, A H D M, A H D M, A H C D M, A H C D M, A H C D	read 1st byte store 1st byte advance pointer read 2nd byte store 2nd byte advance pointer read 3rd byte store 3rd byte advance pointer reduce block count read 4th byte store 4th byte advance pointer read next 4 bytes Y return entry addr
E1FB E1FF E1FF E2007 E2007 E2107 E2207 E2117 E2118 E2222 E2223 E2222 E222 E222	ECFC33F3C 33F3 3E F3E3333F	CF 1 E E E E E E E E E E E E E E E E E E	7 7 7 7 7	33333333333333333333333333333333333333	STEST PLEAVE LEAVE	PUSH LXI CALL JZ CJNZ LDA DCR JM STA LDA JP MVI STOP PUSH LDA XRIA LDA XRIA LDA XRIA LDA XRIA RET	H H, CSTAT BUSY 137Q LEAVE-1 20Q PLEAVE ECOUNT A STEST ECOUNT • ECOUNT+1 A ISSUE A,20Q • H	save return wait for 1791 -to finish command error bit mask no error premature interrupt other error type decrement error -count number 1 hard interrupt error update count do operation over
E232	C9			366 367	*NP	RET		

E233337ABEF2546789ADO1479CDEF1489ADO1479CDEF142664	CD E3 E2 D8 3A FD E3 3C CC 70 E1 D8 21 FD E3 3A F9 E7 BE 23 23 77 79 32 F9 E3 CA 6A E2 AF 32 E9 E7 3A FA E3 E6 08 32 E8 E7 1F 1F 1F 1F 1C6 18 21 00 00 CD 62 E3	369 377 377 3777 3777 3777 3777 3777 377	PREP	RC LDA INR CZ RC LDA CMP INXX MOV STA ANI STAR RARR RARR RARI LXI	HDLOAD TRKREG A HENTRY H, TRKREG TRACK M H H M, A A, C DREG TVERFY A HDFLAG DSTAT DSIDE DSFLAG SKCMD H, O CENTRY	load the head test for drive ready get old track test for head -not calibrated seek error? old track new track test for head motion advance to the -data register save new track turn off data reg -access control bit test for seek force a read -header operation get the double -sided flag save for status shift for -3/6 ms step -rate constant do a -seek -operation
E267 E26A E26A E26B E26E E2773 E2775 E2778 E2778 E278 E2278 E2286 E288 E288 E288 E288 E288 E289 E293 E294	DA 8E E2 3A E9 E7 B7 C2 B9 E2 O6 O2 3E 1D CD 5D E3 E6 99 57 CA 95 E2 3A F6 E7 EE O1 32 F6 E7 32 FA E3 O5 C2 73 E2 7A 37 F5 CD 70 E1 F1 C9	395 397 3997 3990 401 402 404 407 409 411 411 411 411 411 411 411 411 411 41	TVERFY SLOOP SERROR	LDA ORA JNZ MVI MVI CALL ANI MOV JZ LDA XRI STA DCR JNZ MOV STC PUSH	SERROR HDFLAGA CHKSECB,2 A,SVCMDCOMAND 231Q D,ARDHDRDCREGDENSITYDCREGDCMDBSLOOPA,D	get the force -verify hdr flag no seek & head OK verify retry count do a verify -command error bit mask save no error! denisty control flip the density update and -change density decrement retry -count & test restore error bits error flag save errors seek to trk O recover errors

E295				422	RDHDR			
E295	06	OA		423	TUITUIT	MVI	B,12Q	number of retrys
E297				424	RHLOOP		2,124	
E297 E29A	11	FF	E3	425		LXI	D, DATREG	data register
E29A E29D	21 3E	FA C4	E (426 427		LXI MVI	A, RACMD	l data pointer start a read
E29F		FC	E3	428		STA	CMDREG	-header operation
E2A2				429	RHL1	~	01.121.120	neader operation
E2A2	1 A			430		LDAX		get disk data
E2A3	77			431		VOM	M , A	store in mem
E2A4 E2A5	2C C2	Δ2	E2	432 433		INR JNZ	L RHL1	advance pointer
E2A8	21	FC	E3	434		LXI	H, CSTAT	test end of page wait for 1791
E2AB	CD	6C		435			BUSY	-to finish cmd
E2AE	B7	D 0	T.O	436		ORA	A	test for errors
E2AF E2B2	CA 05	В9	E2	437		JZ	CHKSEC	transfer OK?
E2B3	02	97	E2	438 439		DCR JNZ	B RHLOOP	no! - test for -hard error
E2B6	C3	8Ē	E2	440		JM P	SERROR	recalibrate
E2B9				441	CHKSEC			
E2B9		FD	E7	442		LDA	SECLEN	get the sector
E2BC E2BD	4F 06	00		443 444		MOV	C,A	-size and setup
E2BF		DF	E2	444		MVI LXI	B,O H STABLE	-the table offset sector table
E2C2	09			446		DAD	B	sector size pntr
E2C3		F8	E7	447		LDA	SECTOR	get the sector
E2C6	47			448		VOM	B,A	-and save in B
E2C7 E2C8	86 3E	10		449 450		ADD MVI	M A,20Q	compare w/table error flag
E2CA	D8	. 0		451		RC	A,200	error return
E2CB	78			452		MOV	A , B	initialize 1791
E2CC	32 37		E3	453		STA	SECREG	-sector register
E2CF E2D1		20 05	05	454 455		$ extstyle{MVI} LXI$	A,40Q	128 byte sector
E2D4		E2		456		SHLD	H,5:005Q ECOUNT	initialize -error counts
,				457		СППВ	Ecconi	error counts
E2D7				458	SZLOOP			
E2D7	OD			459		DCR	C	reduce size count
E2D8 E2D9	47 F8			460 461		MOV	В,А	sector size to B
E2DA	17			462		RM RAL	•	return on minus double the count
E2DB	В7			463		ORA	Å	clear the carry
E2DC	C3	D7	E2	464		JMP	SZLOOP	.
HODH				465	0.m. t. n. r. m			
E2DF E2DF	E5			466 ·	STABLE	מת	7150	26 000000 34-3-44-
E2E0	БЭ E5			467 468		DB DB	345Q 345Q	26 sector diskettes 26 sector diskettes
E2E1	FÓ			469		DB	360Q	15 sector diskettes
E2E,2	F7			470		DB	367Q	8 sector diskettes
				471	*N b			

E2E3	0.4	T-T-	777	472	HDLOAD			
E2E3 E2E6	21 4E	EΒ	E/	473 474		LXI MOV	H,DISK	new drv ptr
E2E7	23			474		INX	С,М Н	save new drv in C current drv ptr
E2E8	5E			476		VOM	E,M	save old drv in E
E2E9	71			477		VOM	M,C	update current drv
E2EA	23			478		INX	H	home cmd flag
E2EB	7 B			479		VOM	A,E	test for
E2EC	B9			480		CMP	C	-drive change
E2ED	7E	0.4		481		VOM	A , M	head load mask
E2EE E2FO	36 CA	01	לי גד	482		MVI	M, HEAD	update the mask
E2F3	23	1B	E)	483 484		JZ	HDCHK H	no drive change?
E2F4	E5			485		PUSH		addr of drive table save table addr
E2F5	16	00		486		MVI	D,0	set up the
E2F7	42			487		MOV	B,D	-offset address
E2F8	19			488		DAD	D	calculate the
E2F9	19	ъ.	77.5	489		DAD	D	-parameter addr
E2FA E2FD	3A	F6	E'/	490		LDA	DCREG	save the
E2FE	77 23			491		VOM	M , A	density status
E2FF		FD	ъЗ	492 493		INX LXI	H WDVDEC	track pointer 1791 trk reg
E302	1 A	- 1	11)	494		LDAX	D, IRKREG	get current track
E303	77			495		MOV	M,A	save in the table
E304	$\mathrm{E}1$			496		POP	H	beginning of table
E305	09			497		DAD	B	new drive
E306	09			498		DA D	В	-table pointer
E307 E308	7E 32	F6	ъ7	499		MOV	A,M	get density status
E30B	23	го	Εl	500 501		STA INX	DCREG H	update DCREG
E30C	7E			502		MOV	л А,М	get the old -track number
E3OD	12			503		STAX		-and update 1791
E30E	3E	7F		504		MVI	A,177Q	drive select bits
E310				505	DSROT			212.0 202000 2102
E310	07			506		RLC	•	rotate to
E311	OD	4.0	T-7	507		DCR	C	-select the
E312 E315		10 7F	EЭ	508		JP	DSROT	-proper drive
E317		ΕA	E 7	509 510		ANI STA	177Q DRVSEL	set the run bit
E31 A	AF	1	(511		XRA	A A SET	save in drv reg force a head load
-				512	*NP		••	10100 a modu 10au

E EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE	21 FA E3 A6 32 E9 E7 F5 3A EA E7 4F 3A F7 E7 A1 32 F9 E3 E4 F6 E7 A7 A7 A7 A7 A7 A8 A6 A7 A7 A7 A8 A6 A7 A7 A7 A8 A6 A7 A7 A7 A8 A7 A7 A8 A7 A7 A8 A7 A7 A8 A8 A7 A7 A8	5 555555555555555555555555555555555555	HDCHK TLOOP RDYCHK UNLOAD COMAND CENTRY NBUSY	DCX MOV ORA JNZ POP MOV ANI RNZ LDA ORI MOV MVI STC RET LHLD DAD DAD XCHG LXI MOV	DRVSEL C, A SIDE . C DREG ACCESS C, A DCREG B, A TRACK 1 A A . B M, A PSW RDYCHK H TIMER H A, H L TLOOP H A, M READY DCREG ULOAD M, A A, READY TIMER H H	test for -head loaded save the head -loaded status get current drive save get current side -and merge -with drive select select drive & side toggle access bit save for PREP routine den & head cntl bits save get the new track force single -density -if track = 0 compliment merge w/control bits load head & set density head load status conditionally -wait for head -load time out count down -40 ms for -head load -time out test for -drive ready force a -head -unload set drive -not ready -error flag get index count -and multiply -by four save in D-E pair issue command -to the 1791 wait
E366	77	564 565	NBUSY *NP	MOV	М, А	-to the 1791

E36C E36C E36D E36E E36F E370	7E 1F 7E DO C3 76 E3	570 571 572 573 574 575	BUSY	MOV RAR MOV RNC JMP	A,M A,M PATCH+3	test for -device busy restore status return if not busy jump around patch
E3778 E3776 E37778 E37770 E33770 E33770 E33770 E33888 E33880 E33991 E33991 E33994 E33995	C3 E3 E2 1B 7A B3 C2 6C E3 5E E5 23 56 3A EA E7 EE 80 32 F9 E3 EE CO E3 32 F9 E3 36 D0 E3 72 E1 7B 37 C9	577 577 5778 588 588 588 588 599 599 599 599 599 59	PATCH	JMP DCX MOV ORA JNZ MOV PUSH INX MOV LDA XRI XTHL STA XTHL STA MVI XTHL MOV POP MOV STC RET	HDLOAD D A,D E BUSY E,M H D,M DRVSEL RSTBIT DREG STBITS DREG	patch for old ATE test for -two disk -revolutions 47 machine cycles get error code save cmd address track register save present track control bits reset the 1791 -controller to -clear the -command busy -fault condition force interrupt restore the -the track reg restore the stack error code to A -error flag
E396 E396 E399 E39C E39E E39F E39F	11 00 00 21 FA E3 0E 10 7E A1 CA 9E E3	599 600 601 602 603 604 605 606	MEASUR INDXLO	LXI LXI MVI MOV ANA JZ	D,O H,DSTAT C,INDEX A,M C INDXLO	<pre>initialize count status port index bit flag wait for -index -pulse high</pre>
E3A3 E3A4 E3A45 E3A8 E3A8 E3AA E3AA E3AA E3AF E3AF E3B2	7E A1 C2 A3 E3 13 E3 E3 E3 E3 C4 CA A8 E3 C9	608 610 611 612 613 615 616 619 620 621	INDXCT	MOV ANA JNZ INX XTHL XTHL XTHL XTHL ANA JZ RET	A,M C INDXHI D A,M C INDXCT	wait for -index -pulse low advance count four dummy -instructions -to lengthen -the delay wait for -the index -to go high 98 machine cycles

E 3 B 4 6 7 8 B C E E 3 3 B 4 6 7 8 B C E E 3 3 C C C C C C C C C C C C C C C	5E	EB]	E7	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	DENFIX	MOV ANI CMA MOV LXI MOV MVI INX MOV XRA PUSH INX DAD DAD MOV ORI ANA MOV POP RNZ MOV STA RET	A,C 1 B,A H,DISK E,M D,O H A,M E PSW H H D D A,M 1 B M,A PSW A,M DCREG	trim the -excess bits compliment and -save in B new disk ptr get disk no. offset addr current disk ptr move to ACC cmpr old w/new save status disk table -address add the -offset get parameters mask off density set new density update parameters test new=old? updata CDISK -also
E3D2 E3D2 E3D55 E3D56 E3DD7 E3DDA E3DDA E3DDE E3DE E3DE E3SE3 E3SE3 E3SE3 E3SE3 E3SE3	2B 7C B5 E3 E3 C2 C9	0 (E3	6490123456789012345666666666666666666666666666666666666	TIMOUT TILOOP SBEGIN DSTALL	LXI DCX MOV ORA XTHL XTHL JNZ RET PUSH LXI PCHL POP RET	H,O HA,H L TILOOP HH,DSTALL H	time-out delay decrement count test for delay -count equal zero long NOP -instruction
E3E5 E3E5 E3E6 E3E8 E3E9 E3EA E3EB E3EC E3EF	79 E6 0 17 17 17 17 17 52 F		E 7	667 668 669 670 671 672 673 674 675 676	SIDEFX .	MOV ANI RAL RAL RAL RAL STA RET	A,C 1 SIDE	get the side bit trim the excess move the bit -to the side -select bit -position save side bit

E3F0 E3F1 E3F2 E3F3 E3F4 E3F5	00 00 00 00 00 00 03 00 E0	678 679 680 681 682 683 684 685 686	PWRJMP	NOP NOP NOP NOP NOP JMP	· · · · · DBOOT	power-on -jump -sequence -with NOP -padding I/O locations
E7C9		687 688		AORG	RAM+3:31	, 1 Q
E7C9	0019	689 690 691	STACK	DS	31Q	
E7E2 E7E4 E7E6 E7E8 E7ED E7ED E7ED E7ED E7F1 E7F4 E7F6 E7F6 E7F6 E7F6 E7FF E7FF E7FF E7FF	00 00 00 18 00 E7 08 00 7E 00 08 00 09 FF 09 FF 09 FF 09 FF 09 00 00 00 00 00 00 00	699 699 699 699 699 699 699 699 700 700 700 700 700 711 711 711 711 711	ECOUNT TIMER DMAADR DSFLAG HDFLAG DRVSEL DISK CDISK TZFLAG DOPRAM DOTRK D1PRAM D1TRK D2PRAM D2TRK D3PRAM D3TRK D3PRAM D3TRK DCREG SIDE SECTOR TRACK TRKNO SIDENO SECTNO SECLEN CRCLO CRCLO	DW DW DB	O 30:000Q RAM+300H 10Q O 176Q O 11Q 377Q 11Q 377Q 11Q 377Q 11Q 377Q 11Q 0 11Q 0 0	error count cells head load time out dma address read header flag drive select constant new drive current disk home cmd indicator drive O parameters drive O track no drive 1 parameters drive 1 track no drive 2 parameters drive 2 track no drive 3 parameters drive 3 track no current parameters new side new sector new track disk -sector -header -data -buffer

Morrow Designs, Inc.



Toys 5221 Central Avenue, Richmond, CA 94804 (415) 524-2101

LIMITED WARRANTY

Morrow Designs Inc. warrants its products to be free from defects in workmanship and material for the period indicated. This warranty is limited to the repair or replacement of parts only and liability is limited to the purchase price of the product. The warranty is void if, in the sole opinion of Morrow Designs Inc., the product has been subject to abuse, misuse, unauthorized modification, improper assembly, non-conformance to assembly directions, or if the unit is used in any other manner than intended.

KITS - Parts, including the printed circuit boards, purchased in kit form are warranted for a period of ninety (90) days from the invoice/purchase date. If a board, which was purchased in kit form, is returned for testing or repair, a minimum service charge of \$35. will be assessed.

ASSEMBLED BOARDS - Parts, including the printed circuit boards, purchased as factory assebmlies, are warranted for a period of six (6) months from the invoice/purchase date. Out-of-Warranty boards returned for testing of repair will be assessed a minimum of \$35. service charge. If the charge to repair will exceed \$35., the customer will be notified prior to the actual repair.

ELECTROMECHANICAL PERIPHERALS - Peripheral equipment, such as floppy disk drives, hard disk drives, etc., not manufactured by Morrow Designs Inc. have warranties which vary according to the manufacturer. In most cases, Morrow Designs Inc. provides a warranty equal to or greater than the original manufacturer. Please contact the factory for individual warranty information. Warranty information for each device is included with the equipment when it is shipped.

RETURN PROCEDURE - A COPY OF THE INVOICE OR PROOF OF ORIGINAL PURCHASE IS REQUIRED AND MUST ACCOMPANY THE ITEM FOR IN-WARRANTY SERVICE. Items returned without proof of original purchase will be sent back, shipping charges collect. A description of the problem must accompany the returned item. Shipment must be made prepaid to Morrow Designs Inc. Repaired items will be shipped via U.P.S. surface. Shipment by air requires payment of the additional charges. Morrow Designs Inc. is not responsible for any consequential damages on for damage incurred in transit.

The foregoing warranty is in lieu of all other warranties either expressed or implied and, in any event, is limited to product repair or replacement.

Effective February 1, 1980

Specifications, terms, and pricing are subject to change without notice.

LIMITED WARRANTY

DISCUS 1 and DISCUS 2D Systems

This addendum to Morrow Designs Inc. Limited Warranty applies to the Shugart Associates Model 800/801 Floppy Disk Drives as used in the DISCUS 1 and 2D Disk systems.


Parts and labor for a floppy disk drive purchased from Morrow Designs Inc. are warranted for a period of forty-five (45) days from the invoice/purchase date. For a period of one (1) year from the invoice/purchase date, parts are warranted. A fixed fee of \$55. will be charged for labor. After one (1) year current rates for parts and labor will be charged.


LIMITED WARRANTY


DISCUS 2+2 Systems


This addendum to Morrow Designs Inc. Limited Warranty applies to the EX-CELL-O Corporation Remex Model RFD4000 Floppy Disk Drives as used in the DISCUS 2+2 System.


Parts and labor for a floppy disk drive purchased from Morrow Designs Inc. are warranted for a period of six (6) months from the invoice/purchase date. After six (6) months current rates for parts and labor will be charged.























DISK JOCKEY 2D Model B Revision 2 PAGE 2 of 5 RAM, ROM, & Data Buffers

©1980 G. Morrow