

HEXADECIMAL AND DECIMAL CONVERSION

HEXADECIMAL COLUMNS											
6		5		4		3		2		1	
HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC
0	0	0	0	0	0	0	0	0	0	0	0
1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	10
B	11,534,336	B	720,896	B	45,056	B	2,816	B	176	B	11
C	12,582,912	C	786,432	C	49,152	C	3,072	C	192	C	12
D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14
F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
7654		3210		7654		3210		7654		3210	
Byte		Byte		Byte		Byte		Byte		Byte	

POWERS OF 2

2 ⁿ	n
256	8
512	9
1,024	10
2,048	11
4,096	12
8,192	13
16,384	14
32,768	15
65,536	16
131,072	17
262,144	18
524,288	19
1,048,576	20
2,097,152	21
4,194,304	22
8,388,608	23
16,777,216	24

POWERS OF 16

16 ⁿ	n
1	0
16	1
256	2
4,096	3
65,536	4
1,048,576	5
16,777,216	6
268,435,456	7
4,294,967,296	8
68,719,476,736	9
1,099,511,627,776	10
17,592,186,044,416	11
281,474,976,710,656	12
4,503,599,627,370,496	13
72,057,594,037,927,936	14
1,152,921,504,606,846,976	15

BACKWARD RELATIVE BRANCH TABLE

LSD	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
8	128	127	126	125	124	123	122	121	120	119	118	117	116	115	114	113
9	112	111	110	109	108	107	106	105	104	103	102	101	100	99	98	97
A	96	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81
B	80	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65
C	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49
D	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33
E	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
F	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1

FORWARD RELATIVE BRANCH TABLE


LSD	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127

ASCII CHARACTER SET (7-BIT CODE)

LSD	MSD		0	1	2	3	4	5	6	7
	000	001	010	011	100	101	110	111		
0	0000	NUL	DLE	SP	0	@	P	p	q	
1	0001	SOH	DC1	!	1	A	Q	a	r	
2	0010	STX	DC2	"	2	B	R	b	s	
3	0011	ETX	DC3	#	3	C	S	c	t	
4	0100	EOT	DC4	\$	4	D	T	d	u	
5	0101	ENQ	NAK	%	5	E	U	e	v	
6	0110	ACK	SYN	&	6	F	V	f	w	
7	0111	BEL	ETB	'	7	G	W	g	x	
8	1000	BS	CAN	(8	H	X	h	y	
9	1001	HT	EM)	9	I	Y	i	z	
A	1010	LF	SUB	*		J	Z	j		
B	1011	VT	ESC	+		K	[k	{	
C	1100	FF	FS	,	<	L	\	l		
D	1101	CR	GS	-	=	M]	m	~	
E	1110	SO	RS	.	>	N	^	n	~	
F	1111	SI	VS	/	?	O	_	o	DEL	

- NUL — Null
- SOH — Start of Heading
- STX — Start of Text
- ETX — End of Text
- EOT — End of Transmission
- ENQ — Enquiry
- ACK — Acknowledge
- BEL — Bell
- BS — Backspace
- HT — Horizontal Tabulation
- LF — Line Feed
- VT — Vertical Tabulation
- FF — Form Feed
- CR — Carriage Return
- SO — Shift Out
- SI — Shift In
- DLE — Data Link Escape
- DC — Device Control
- NAK — Negative Acknowledge
- SYN — Synchronous Idle
- ETB — End of Transmission Block
- CAN — Cancel
- EM — End of Medium
- SUB — Substitute
- ESC — Escape
- FS — File Separator
- GS — Group Separator
- RS — Record Separator
- US — Unit Separator
- SP — Space (Blank)
- DEL — Delete


PUNCHED TAPE FORMAT (ASCII)



OBJECT CODE RECORD FORMAT (ASCII)


Data Record: ;N₁N₂A₁A₂A₃D₁D₂D₃...D_nD_nX₁X₂X₃CR LF
 Last Record: ;00C₁C₂C₃C₄X₁X₂X₃X₄
 where:

- Two hex digits (MSD & LSD) = 1 ASCII character
- ; = Start of record (ASCII '3B')
- N₁N₂ = No. of data bytes in record (hex.) 18₁₆ max. = 00 for last record
- A₁A₂A₃A₄ = Starting address (hex)
- D₁D₂ = Two hexadecimal digits = One 8-bit data byte
- X₁X₂X₃X₄ = Record checksum (hex.) Hex sum of all characters in the record except ; and checksum, truncated to 16 bits (four hex digits)
- C₁C₂C₃C₄ = Total number of records (hex)
- CR = Carriage Return (ASCII '0D')
- LF = Line Feed (ASCII '0A')



Rockwell

R6500 Microprocessor Programming Reference Card




Rockwell Microelectronic Devices Sales Offices

- WESTERN REGION, U.S.A.**
3310 Miraloma Avenue
P.O. Box 3669
Anaheim, CA 92803
Phone: (714) 632-3698
- CENTRAL REGION, U.S.A.**
Contact Robert O. Whitesell & Associates
6691 East Washington Street
Indianapolis, Indiana 46219
Attn: Milt Gamble, Mgr.
Phone: (317) 359-9283
- EASTERN REGION, U.S.A.**
Carlier Office Building
850-870 U.S. Route 1
North Brunswick, New Jersey 08902
Phone: (201) 246-3630
- FAR EAST**
Rockwell International Overseas Corp.
Ichiban-cho Central Building
22-1 Ichiban-cho, Chiyoda-ku
Tokyo 102, Japan
Phone: 265-8808
- MIDWEST REGION, U.S.A.**
1011 E. Touhy — Suite 245
Des Plaines, Illinois 60018
Phone: (312) 297-8862
- EUROPE**
Rockwell International GmbH
Microelectronic Devices
Fraunhoferstrasse 11
D-8033 Munchen-Martinsried
Germany
Phone: (089) 859-9575

R6500/1 CONTROL REGISTER

The Control Register controls four Counter operating modes and three maskable interrupts. It also reports the status of three interrupt conditions.



R6500/1 COUNTER MODES

INTERVAL TIMER (MODE 0)

In this mode the Counter is free-running, and decrements at the $\phi 2$ clock rate. The CNTR line is held in the high state.

PULSE GENERATOR (MODE 1)

In this mode the Counter is free-running, and decrements at the $\phi 2$ clock rate. The CNTR line toggles from one state to the other when Counter overflow occurs.

EVENT COUNTER (MODE 2)


In this mode the CNTR line is used as an event input line. The Counter decrements each time a rising edge is detected on CNTR.

PULSE WIDTH MEASUREMENT (MODE 3)

This mode allows accurate measurement of the duration of a low state on the CNTR line. The Counter decrements at the $\phi 2$ clock rate as long as the CNTR is held in the low state, and stops when CNTR switches to the high state.

Note: In all modes Counter overflow sets the Control Register CTRO status bit and causes the Counter to be preset to the Latch value.

PROCESSOR PROGRAMMING MODEL



MACHINE INSTRUCTIONS

ADC Add Memory to Accumulator with Carry	LDX Load Index X with Memory
AND AND Memory with Accumulator	LDY Load Index Y with Memory
ASL Shift Left One Bit (Memory or Accumulator)	LSR Shift Right One Bit (Memory or Accumulator)
BCC Branch on Carry Clear	NOP No Operation
BCS Branch on Carry Set	ORA OR Memory with Accumulator
BEQ Branch on Result Zero	PRA Push Accumulator on Stack
BIT Test Bits in Memory with Accumulator	PHP Push Processor Status on Stack
BMI Branch on Result Minus	PLA Pull Accumulator from Stack
BNE Branch on Result Not Zero	PLP Pull Processor Status from Stack
BPL Branch on Result Plus	ROL Rotate One Bit Left (Memory or Accumulator)
BRK Force Break	ROR Rotate One Bit Right (Memory or Accumulator)
BVC Branch on Overflow Clear	RTI Return from Interrupt
BVS Branch on Overflow Set	RTS Return from Subroutine
CLC Clear Carry Flag	SBC Subtract Memory from Accumulator with Borrow
CLD Clear Decimal Mode	SEC Set Carry Flag
CLI Clear Interrupt Disable Bit	SED Set Decimal Mode
CLV Clear Overflow Flag	SEI Set Interrupt Disable Status
CMF Compare Memory and Accumulator	STA Store Accumulator in Memory
CPX Compare Memory and Index X	STX Store Index X in Memory
CPY Compare Memory and Index Y	STY Store Index Y in Memory
DEC Decrement Memory by One	TAX Transfer Accumulator to Index X
DEX Decrement Index X by One	TAY Transfer Accumulator to Index Y
DEY Decrement Index Y by One	TSX Transfer Stack Pointer to Index X
EOR Exclusive-OR Memory with Accumulator	TXA Transfer Index X to Accumulator
INC Increment Memory by One	TXS Transfer Index X to Stack Pointer
INX Increment Index X by One	TYA Transfer Index Y to Accumulator
INY Increment Index Y by One	
JMP Jump to New Location	
JSR Jump to New Location Saving Return Address	
LDA Load Accumulator with Memory	

COMPARE INSTRUCTION RESULTS

Condition	N	Z	C
A, X, or Y < Memory	1*	0	0
A, X, or Y = Memory	0	1	1
A, X, or Y > Memory	0*	0	1

*N is valid only for 2's complement compare.

OPERATION CODE TABLE

MSD	0	1	2	3	4	5	6	7
0	BRK	ORA-IND X				ORA-Z PAGE	ASL-Z PAGE	
1	BPL	ORA-IND Y				ORA-Z PAGE X	ASL-Z PAGE X	
2	JSR	AND-IND X			BIT-Z Page	AND-Z PAGE	ROL-Z PAGE	
3	BMI	AND-IND Y				AND-Z PAGE X	ROL-Z PAGE X	
4	RTI	EOR-IND X				EOR-Z PAGE	LSR-Z PAGE	
5	BVC	EOR-IND Y				EOR-Z PAGE X	LSR-Z PAGE X	
6	RTS	ADC-IND X				ADC-Z PAGE	ROR-Z PAGE	
7	BVS	ADC-IND Y				ADC-Z PAGE X	ROR-Z PAGE X	
8	BCC	STA-IND X			STY-Z Page	STA-Z PAGE	STX-Z PAGE	
9	BCC	STA-IND Y			STY-Z Page X	STA-Z PAGE X	STX-Z PAGE Y	
A	LDY-IMM	LDA-IND X	LDX-IMM			LDY-Z Page	LDX-Z PAGE	
B	BCS	LDA-IND Y			LDY-Z Page X	LDA-Z PAGE X	LDX-Z PAGE Y	
C	CPY-IMM	CMP-IND X			CPY-Z Page	CMP-Z PAGE	DEC-Z PAGE	
D	BNE	CMP-IND Y				CMP-Z PAGE X	DEC-Z PAGE X	
E	CPX-IMM	SBC-IND X			CPX-Z Page	SBC-Z PAGE	INC-Z PAGE	
F	BEQ	SBC-IND Y				SBC-Z PAGE X	INC-Z PAGE X	

MSD	8	9	A	B	C	D	E	F	ESD
	PHP	ORA-ABS Y	ASL A			ORA-ABS	ASL-ABS		0
	CLC	ORA-ABS X				ORA-ABS X	ASL-ABS X		1
	PLP	AND-IMM	ROL A		BIT-ABS	AND-ABS	ROL-ABS		2
	SEC	AND-ABS Y				AND-ABS X	ROL-ABS X		3
	PHA	EOR-IMM	LSR A		JMP-ABS	EOR-ABS	LSR-ABS		4
	CLI	EOR-ABS Y				EOR-ABS X	LSR-ABS X		5
	PLA	ADC-IMM	ROR A		JMP-IND	ADC-ABS X	ROR-ABS		6
	SEI	ADC-ABS Y				ADC-ABS X	ROR-ABS		7
	DEY		TXA		STY-ABS	STA-ABS	STX-ABS		8
	TYA	STA-ABS Y	TXS			STA-ABS X			9
	TAY	LDA-IMM	TAX		LDY-ABS	LDA-ABS	LDX-ABS		A
		LDA-IND X			LDY-ABS X	LDA-ABS X	LDX-ABS Y		B
	CLV	LDA-ABS Y	TSX			CMP-ABS X	DEC-ABS		C
	INY	CMP-IMM	DEX		CPY-ABS	CMP-ABS X	DEC-ABS X		D
	CLD	CMP-ABS Y				SBC-ABS	INC-ABS		E
	INX	SBC-IMM	INC Z PAGE		CPX-ABS	SBC-ABS X	INC-ABS X		F
	SED	SBC-ABS Y	NOP						

ADDRESSING MODES

IMM — IMMEDIATE ADDRESSING — The operand is contained in the second byte of the instruction.

ABS — ABSOLUTE ADDRESSING — The second byte of the instruction contains the 8 low order bits of the effective address (EA). The third byte contains the 8 high order bits of the effective address.

Z PAGE — ZERO PAGE ADDRESSING — Second byte contains the 8 low order bits of the effective address. The 8 high order bits are zero.

A — ACCUMULATOR — One byte instruction operating on the accumulator.

Z PAGE, X - Z PAGE, Y — ZERO PAGE INDEXED — The second byte of the instruction is added to the index (carry is dropped) to form the low order byte of the EA. The high order byte of the EA is zeros.

ABS, X - ABS, Y — ABSOLUTE INDEXED — The effective address is formed by adding the index to the second and third byte of the instruction.

(IND, X) — INDEXED INDIRECT — The second byte of the instruction is added to the X index, discarding the carry. The result points to a location on page zero which contains the 8 low order bits of the EA. The next byte contains the 8 high order bits.

(IND, Y) — INDIRECT INDEXED — The second byte of the instruction points to a location in page zero. The contents of this memory location is added to the Y index, the result being the low order eight bits of the EA. The carry from this operation is added to the contents of the next page zero location, the result being the 8 high order bits of the EA.

R6500/1 ONE-CHIP MICROCOMPUTER R6500/1 MEMORY MAP




FIG. 1 IRQ, NMI, RTI, BRK OPERATION





FIG. 2 JSR, RTS OPERATION



Notes:

- (1) Additional 1024 bytes are decoded for external memory addressing by the R6500/1E Emulator Device.
- (2) I/O command only; i.e., no stored data.
- (3) Clears Counter Overflow — Bit 7 in Control Register.