APPENDIX I SY6502 DATA SHEET



8-Bit Microprocessor **Family**

SY6500

MICROPROCESSOR **PRODUCTS**

APRIL 1979

- Single 5 V ±5% power supply
- N channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type or speed memory
- Bi-directional Data Bus

- Instruction decoding and control
- Addressable memory range of up to 65 K bytes.
- "Ready" input
- Direct memory access capability
- Bus compatible with MC6800
- Choice of external or on-board clocks
- 1 MHz, 2 MHz, and 3 MHz operation
- On-chip clock options
 - * External single clock input
 - * Crystal time base input
- 40 and 28 pin package versions
- Pipeline architecture

The SY6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the SY6500 family are software compatible within the group and are bus compatible with the MC6800 product offering.

The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs or crystals provide the time base. The external clock versions are geared for the multi-processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz, 2 MHz, and 3 MHz maximum operating frequencies,

MEMBERS OF THE FAMILY


PART	IUMBERS			l ;			
Plastic	Ceramic	CLOCKS	PINS	ĪRQ	NMI	RDY	ADDRESSING
SYP6502	SYC6502	On-Chip	40	√	√		16 (64 K)
SYP6503	SYC6503	"	28	✓	\checkmark		12 (4 K)
SYP6504	SYC6504	"	28	√			13 (8 K)
SYP6505	SYC6505	**	28	√		\checkmark	12 (4 K)
SYP6506	SYC6506	"	28	│			12 (4 K)
SYP6507	SYC6507	"	28			√	13 (8 K)
SYP6512	SYC6512	External	40	√	\checkmark	√	16 (64 K)
SYP6513	SYC6513	11	28	✓	\checkmark		12 (4 K)
SYP6514	SYC6514	11	28	 			13 (8 K)
SYP6515	SYC6515	"	28	\checkmark		\checkmark	12 (4 K)



COMMENTS ON THE DATA SHEET

The data sheet is constructed to review first the basic "Common Characteristics" - those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.

SY6500 INTERNAL ARCHITECTURE



NOTE:

CLOCK GENERATOR IS NOT INCLUDED ON SY651X.
 ADDRESSING CAPABILITY AND CONTROL OPTIONS VARY WITH EACH OF THE SY6500 PRODUCTS.



D.C. CHARACTERISTICS

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	٧
Input Voltage	Vin	-0.3 to +7.0	٧
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{STG}	-55 to +150	°C

COMMENT

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.


ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0-70^{\circ}C$)

 $(\emptyset_1, \emptyset_2 \text{ applies to SY651X}, \emptyset_{\alpha(in)} \text{ applies to SY650X})$

Symbol	Characteristic	Min.	Max.	Unit
V _{IH}	Iπput High Voltage			
	Logic, Ø _{o (in)} (650X)	+2.4	V _{cc}	
	\emptyset_1, \emptyset_2 (651X)	V _{cc} - 0.5	V _{cc} + 0.25	V
V _{IL}	Input Low Voltage			
	$Logic, \emptyset_{o(in)} $ (650X)	-0.3	+0.4	
	\emptyset_1, \emptyset_2 (651X)	-0.3	+0.2	V
!IL	Input Loading			
	$(V_{in} = 0 \text{ V}, V_{cc} = 5.25 \text{ V})$	-10	-300	μΑ
	RDY, S.O.			
in	Input Leakage Current			
	$(V_{in} = 0 \text{ to } 5.25 \text{ V}, V_{cc} = 0)$			
	Logic (Excl. RDY, S.O.)		2.5	μΑ
	\emptyset_1, \emptyset_2 (651X)	_	100	μΑ
	Ø _{o (in)} (650X)		10.0	μΑ
TSI	Three-State (Off State) Input Current			
	$(V_{in} = 0.4 \text{ to } 2.4 \text{ V}, V_{cc} = 5.25 \text{ V})$		4.5	
	DB0-DB7		10	μΑ
V _{OH}	Output High Voltage			
1	$(I_{LOAD} = -100\mu Adc, V_{CC} = 4.75 \text{ V})$			
	SYNC, DB0-DB7, A0-A15, R/W	2.4		V
V _{OL}	Output Low Voltage			
	$(I_{LOAD} = 1.6 \text{mAdc}, V_{CC} = 4.75 \text{ V})$			
_	SYNC, DB0-DB7, A0-A15, R/W		0.4	V
P _D	Power Dissipation 1 MHz and 2 MHz		700	
l	3 MHz		700 800	mW mW
С	Capacitance		000	11190
	$(V_{in} - 0, T_A = 25^{\circ}C, f = 1 MHz)$			
C _{in}	"I RES, NMI, RDY, IRQ, S.O., DBE		10	
) II	DB0-DB7	_	15	
Cout	A0-A15, R/W, SYNC		12	ρF
Cout	·	-		•
C _{Øo(in)}	O(III)	_	15	
[∨] Ø₁	Ø ₁ (651X)	_	50	
C _{Ø2}	Ø ₂ (651X)		80	

Note: IRQ and NMI require 3 K pull-up resistors.







DYNAMIC OPERATING CHARACTERISTICS

 $(V_{CC} = 5.0 \pm 5\%, T_A = 0^{\circ} \text{ to } 70^{\circ}\text{C})$

Device				11	ИНz	21	ин z ⑥	31	инz 🤊	T
Туре	Parameter	Note	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
	Cycle Time		TCYC	1.00	40	0.50	40	0.33	40	μs
	0 ₁ Pulse Width		TPWHØ1	430		215	_	150		ns
651X	0 ₂ Pulse Width	i	T _{PWHØ2}	470	_	235	_	160	_	ns
	Delay Between 01 and 02		TD	0	_	0		0		ns
	0 ₁ and 0 ₂ Rise and Fall Times	①	T _R , T _F	0	25	0	20	0	15	ns
	Cycle Time		TCYC	1.00	40	0.50	40	0.33	40	μs
	Ø _{σ(IN)} Low Time	2	TLØo	480	_	240	_	160	-	ns
	Ø _{o(IN)} High Time	②	THØo	460	i –	240	-	160	_	ns
	Ø _O Neg to Ø₁ Pos Delay	(5)	T ₀₁₊	10	70	10	70	10	70	ns
	0 _o Neg to 0 ₂ Neg Delay	⑤	T ₀₂ _	5	65	5	65	5	65	ns
650X	On Pos to On Neg Delay	⑤	701~	5	65	5	65	5	65	ns
	0 ₀ Pos to 0 ₂ Pos Delay	06666	T ₀₂₊	15	75	15	75	15	75	ns
	0 _{o(IN)} Rise and Fall Time	①	TRO, TFO	0	10	0	10	0	10	ns
	01(OUT) Pulse Width		T _{PWHØ1}	TLØ ₀ -20	T _L Ø _Q	TL00-20	T _{LØo}	TLØ ₀ -20	T∟Ø _O	ns
	02(OUT) Pulse Width		T _{PWHØ2}	TLØ0-40	TLØ 10	TL 00-40	TLØ0-10	TL00-40	TLØ0-10	nş.
	Delay Between 0 ₁ and 0 ₂		T _D *	5		5	-	5	_	កន
	\emptyset_1 and \emptyset_2 Rise and Fall Times	①③	TR, TF	-	25	-	25	_	15	ns
	R/W Setup Time		TRWS	-	225	-	140		110	ns
	R/W Hold Time		TRWH	30	-	30	_	15	- '	ns
	Address Setup Time		TADS	-	225	-	140		110	ns
	Address Hold Time		TADH	30	- ,	30	_	15	-	ns
1	Read Access Time		TACC	_	650		310	-	170	ns
650X	Read Data Setup Time		TDSU	100	-	50	_	50	_	ns
651X	Read Data Hold Time		THR	10		10	_	10	_	ns
	Write Data Setup Time	1	TMDS	- 1	175	-	100	_	75	ns
	Write Data Hold Time		THW	60	-	60		30	-	ns
	Sync Setup Time		TSYS	-	350	_	175	_	100	ns
	Sync Hold Time		TSYH	30	-	30	-	15	_	ns
	RDY Setup Time	④	TRS	200	-	200		150	_	ns

NOTES:

- Measured between 10% and 90% points on waveform.
- Measured at 50% points.
- 3 Load = 1 TTL load +30 pF.
- RDY must never switch states within T_{RS} to end of θ_2 .
- 5 Load = 100 pF.
- The 2 MHz devices are identified by an "A" suffix.
- The 3 MHz devices are identified by a "B" suffix.



PIN FUNCTIONS

Clocks (0, , 0,)

The SY651X requires a two phase non-overlapping clock that runs at the $V_{\rm CC}$ voltage level.

The SY650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Clock generator circuits are shown elsewhere in this data sheet.

Address Bus $(A_0\cdot A_{15})$ (See sections on each micro for respective address lines on those devices.)

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pF.

Data Bus (DB₀-DB₇)

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are three-state buffers, capable of driving one standard TTL load and 130 pF.

Data Bus Enable (DBE)

This TTL compatible input allows external control of the three-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two $\{\emptyset_2\}$ clock, thus allowing data output from microprocessor only during \emptyset_2 . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low. This signal is available on the SY6512, only.

Ready (RDY)

This input signal allows the user to halt the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one (\emptyset_1) will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two (\emptyset_2) in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If ready is low during a write cycle, it is ignored until the following read operation. Ready transitions must not be permitted during \emptyset_2 time.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A $3K\Omega$ external resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt (NMI)

A negative going transition on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for IRQ will be performed, regardless of the state interrupt mask flag. The vestor address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMi}}$ also requires an external $3K\Omega$ resistor to V_{CC} for proper wire-OR operations.

Inputs $\overline{\text{IRQ}}$ and $\overline{\text{NMI}}$ are hardware interrupts lines that are sampled during \emptyset_2 (phase 2) and will begin the appropriate interrupt routine on the \emptyset_1 (phase 1) following the completion of the current instruction.

Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of Q_1 .

SYNC

This output fine is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during \emptyset_1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the \emptyset_1 clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

Reset (RES)

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control

After $V_{\rm CC}$ reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and SYNC signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

Read/Write (R/W)

This output signal is used to control the direction of data transfers between the processor and other circuits on the data bus. A high level on R/W signifies data into the processor; a low is for data transfer out of the processor.



PROGRAMMING CHARACTERISTICS INSTRUCTION SET – ALPHABETIC SEQUENCE

ADC	Add Memory to Accumulator with Carry	DEC	Decrement Memory by One	PHA	Push Accumulator on Stack
AND	"AND" Memory with Accumulator	DEX	Decrement Index X by One	PHP	Push Processor Status on Stack
ASL	Shift left One Bit (Memory or Accumulator)	DEY	Decrement Index Y by One	PLA	Pull Accumulator from Stack
				PLP	Pull Processor Status from Stack
BCC	Branch on Carry Clear	FOR	"Exclusive or" Memory with Accumulator		
BCS	Branch on Carry Set			RQL	Rotate One Bit Left (Memory or Accumulator)
BEQ	Branch on Result Zero	INC	Increment Memory by One	ROR	Rotate One Bit Right IMemory or Accumulator)
BIT	Test Bits in Memory with Accumulator	INX	Increment Index X by One	RTI	Return from Interrupt
BMI	Branch on Result Minus	INY	Increment Index Y by One	RTS	Return from Subroutine
BNE	Branch on Result not Zero				
BPL	Branch on Result Plus	JMP	Jump to New Location	SBC	Subtract Memory from Accumulator with Borrow
BAK	Force Break	JSR	Jump to New Location Saving Return Address	SEC	Set Carry Flag
BVC	Branch on Overflow Clear			SED	Set Decimal Mode
BVS	Branch on Overflow Set	LŪA	Load Accumulator with Memory	SE1	Set Interupt Disable Status
		LDX	Load Index X with Memory	STA	Store Accumulator in Memory
CLC	Clear Carry Flag	LDY	Load Index Y with Memory	STX	Store Index X in Memory
CLD	Clear Decimal Mode	LSR	Shift One Bit Right (Memory or Accumulator)	STY	Stare Index Y in Memory
CLI	Clear Interrupt Disable Bit				
CLV	Clear Overflow Flag	NOP	No Operation	TAX	Fransfer Accumulator to Index X
CMP	Compare Memory and Accumulator			YAI	Transfer Accumulator to Index Y
CPX	Compare Memory and Index X	ORA	"OR" Memory with Accumulator	T\$X	Transfer Stack Pointer to Index X
CPY	Compare Memory and Index Y			TXA	Transfer Index X to Accumulator
				TXS	Transfer Index X to Stack Pointer
				TYA	Transfer Index Y to Accumulator

ADDRESSING MODES

Accumulator Addressing

This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

Absolute Addressing

In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

Zero Page Addressing

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

Indexed Zero Page Addressing - (X, Y indexing)

This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calcuated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

Indexed Absolute Addressing - (X, Y indexing)

This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

Relative Addressing

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

Indexed Indirect Addressing

In indexed indirect addressing (referred to as (Indirect,X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.


Indirect Indexed Addressing

In indirect indexed addressing (referred to as (Indirect),Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

Absolute Indirect

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.






INSTRUCTION SET - OP CODES, EXECUTION TIME, MEMORY REQUIREMENTS

	METRUCTIONS	ſ		EOI	116	•	050	K D1		26	80 4	461	Г	ACC	,	Г	•	40	Г	(180	¥)	Γ	IIHO	C.Y	1	PA		Γ	485	¥ .	L	ASI	٧	L	e i a i	ivi	149	DIRE	c r	1	PAG	į į	l	(940	1710) 4 C	:00	"	
REFRORK	OPE RATION	1	٥P	Ŋ	*	0	P	N		OP	N		OF	N	-	o	N	T	or	N		OF	N	-	OF	N	ŀ	ŀloi	PN		O	P	Ţ	ŀ	N		OР	N		O	PN	Ŀ	ŀ		Z	ç	1	Ç	_	v
ADC	A+M+C-A (4)(1	11	69	2	2	6	o	4	3	65	3	2	Ī	Т	Т	Г	Ţ	Т	61	6	2	71	5	2	75	14	T2	70	1	3	79	4	13	T	Τ	Τ	Γ	Τ	Γ	1	T	T	1		,	,	-	-	-	,
AND	A A M → A U	1)	29	2	2	2	ο	4	3	25	3	2			1			ı	21	6	2	31	5	2	35	4	2	30	4	3	39	4	3	1		1		ł		ı	i.	1	1,	,	,	-	-	-		-
ASL	C ◀ 7 0 ◀ 8	١				9	€	6	3	#6	5	2	9 4	2	1	ŀ	1	i.	l	1	ı	1	1	1	16	6	2	11	E 7	3	ı		1			1	ļ	ı		ı		1	1,		,	ı	-	-	-	-
BCC	BRANCH ON C-6 (2	2)				ı			- 1					1		1	1	1	1	1	i	1	-	į .		1	1	ı	1	1	ı			96	2	2		ı	1	ı		1	۱-		-	-	-	-	-	-
BCS	BRANCH ON C=1 (2	2)			l	ı	-	1					l	ì		ŀ	1	1	ĺ		ļ	l		1		1		1			ı		1		9 2			L	L				Ŀ		-	-		-	_	-]
BEQ	BRANCH ON Z=1 (2	2)		_	1	Г	7				1	T		Т	Т	Т	Т	Т	Г	1	Г	T	T	T	1	Τ	Т	Т	T	Τ	T	Т	Т	F	2	2	T	Г	Т	Г	Т	T	Ţ-		-	~	-	-		-]
BIT	AAM	1			i	2	c	4	3	24	3	2				1	1		ļ		ı	l		1		1		1	1	1	į.	i.	1	1		1	1	ı		ı		1	1м	١, ،	,	-	-	-	٠ ٨	۸,
вмі	BRANCH ON N=1 (2	20			l	1			١		1					ı			ı		!	l	1	Ì	l	1		ı	1		1	İ	1	30	2	2	ł	ı				1	-		-	-	-	-	-	- !
BNE	BRANCH ON Z=9 12	21			ı	ı					1		ł			ı		1	ļ		1	l			1	1	1				1	1		D	3 2	2	1	ı	İ	1			1-		-	-	-	-		- !
BPL	BRANCH ON N=9 12	21				l		ł	1			1	1		İ	1			1	1	i	i	1	ì	1			1	1	1	1			156	1 2	2	1	L		1		L	-		-	-	-	-	-	- j
BRK	(See Fig. 1)	Ť		Г	Γ	Г	T	7			T	T	Г	T	T	94	7	1	Г	T	Т		Т	T		T	T	T	Т	Т	Т	T	Т	Т	Т	Ţ	Г	Г	Т	Γ	T	Т	T-		-	-	-	-	-	-7
вис	BRANCH ON V-9 12	21				ı		- 1	1					1	ł	ı	-	1	l	İ			1		1			1	1		ı	1	i	56	2	2	1	ı	1	1			-		-	-	-			- 1
BVS	BRANCH ON V+1 12	2)						-	1							1								i				1			ı		1	70	2	2	t	ı				1	-		-	-	-	-	-	-
CLC	0 - C	1			1			ı	-			1	1		ļ	116	2	1	l	ı	1	ı	1	1				1		1	L					1	ł	ı	1	1	1	1	1-		-	0	-	-	-	-
CLD	0 - D	1		Ĺ_		L	1	_					L			08	3 2	1	L	L	L	L.				I.	1	L	1.	Ĺ.	L	L	┸	L	┸	L	L	L	L	L	⊥.	┸	Ŀ			-	-		_	
CLI	0 → 1	I				I	-	-1	ı			1	ı			58	3 2	1	•		I	I	İ				İ	1			I	Ţ	1	1		1	1	i.	1	ı	ł		1-		-	-		-	-	-
CLV	0 → ∨	1					-	-				1	1			BE	3 2	1		ĺ		l		1	l		1	1	i		1	1	1	1			ı	ı	1	ı	1		1-		-	-	-	-	- 1	9
CMP	A-M (1									C5						1	-		C	6	2	DI	1 5	2	D	4	2	DO	D 4	3	DS	9 4	3	1			1	ı		l		1	1	٠.	•	1		-	-	-
CPX	X-M									E4							1		ı		ŀ	1	1	1			-	ı			1			1			ı	ł		1	1		1		,	ı	-	-		-
CPY	Y-M	4	C9	2	2					C4				L	L	1_	L	1	L.,	L	L	L	1	L	L	1	\perp	L	\perp	L	L	\perp	1	┸	1	L	┖	L	L	<u></u>	1.	1	1	'	_	1				-
DEC	M-1 → M	1			l	c	E	6	3	C6	5	2	1						ı		ı			1	D€	6	2	P	E 7	3	L			1	1		ı	1		ı	1		1	٠.	-	-	TMT	-		-
DEX	X-1 - X	1			ĺ	ı	-	ı	ı				1		1	C	1.	1	ı		i .			1				ı		1	ı			1	1	1	ı			ı	1	1	1	٠.	1	-	-	-		- 1
DEY	Y-1 - Y	1				ŀ						1	1			88	2	١	ı		ı	ı	1	1	ı	1	ļ	ı	1		ı			i.		Ĺ	ı	ļ	1	ı		ì	1	′ .	/	-	-			- 1
EOR		바	49	2						45							1		41	6	2	51	5	2					4			9 4	13	1			1		1	ı	ı		1	٠.	1	-	~	-	•	- }
INC	M + 1 → M	1		L	Ļ.	E	E	6	3	E6	5	2	1_	ļ.,	Ļ	⇂	1	┸	┖	╀	┖	┖	╀	┺	FE	6	2	F	5 7	3	↓_	4	1	1	1	╀	↓_	L	L	┺	4	+	ľ	<u>_</u>	_	-		_	_	_
INX	X + 1 - X	1							١				1	i	İ			1	ı				1	1	ı	1		1	1	İ	1			1		1	ı				1	İ	1		/		~	-	-	-
INY	Y + 1 - Y	1					Ì		١		İ		1	-		CE	3 2	1	ı				1	1	1	1		ĺ			ı		1	1		1	1			i	1	1	1	٠.	/	-	-	-		-
JMP	JUMP TO NEW LOC	1						3				1	1					1	ı			1	1	1	l	1		1		1	ı	1	1	1			60	5	3	1	1		1.		-	-	-	-		- }
12 H	(See Fig. 2) JUMP SUB	1					0		3				İ			1		ì		1		1			ı	Ì		1			ı			1		1	I		1		1		1-		-	-	-	-		-
LOA	M - A (1	υĮ	49	2	[2	ļ۵	D	4	3	Α5	3	2	L	L	L	L	L	L	Δı	6	2	81	5	2	85	4	12	80	9	3	89	4	13	Ł	L	L	L	L	L	L	L	\perp	Ľ	_	′	-	_	_		- /

			H PL	171	444	10 k H	76	ZE	RQ 7.	A66.		ACCI	-	Т	-	160	T	(10)	, 1 0	Т	#40), Y	2	PAG	4.1	1	46.		Г	455		Ţ.	ELAT	IVE	-	91R	eet	T	Z, PA	18E.	7		C D B	DIT	01	coo	es	
меновк	SPERATION.							OP				N		0	PN		01	PN	*	Of	N	*	OF	N		OF	N		0	N		o	N	*	01	P	ıŢ,	. 0	P	N	*	N	z	С		Г	Б_	V
LDX	M → X (1)	A2										T	T	T	1	1	Ī	1	Τ		T	Г		T	Т	Т	T		В				Т	T	T	T	T		36			7	7	-	_		-	7
LDY	M Y (1)	AØ	2	2	AC	4	3	A4	3	2	l		ł	l	П				1	1			84	4	2	ВС	4	3	ı	1	i	ı				ı	ı	ı			-1	4	1	-	-	٠.	-	-
LSR	9→ 7 0 → C	ı			4E	6	3	46	5	2	4 A	2	1	ı	ı			П		ı			56	6	2	5€	7	3	ı		1	ı			l		ı	1	-	- 1	-1		∢	4	-		-	-1
NOP	NO OPERATION	ı	1					ĺ			l	l		E	4 2	١,				1			ı			ı	1	ì	ı			i					ı	1	- 1	-	-1	-	-	-	-		-	-1
ARO	AVM+A	99	2	2	⊕ D	4	3	95	3	2	l	1	ł		П			1 6	2	111	5	2	15	4	2	10	4	3	15	4	3	l	ı	l.	l	1	l	1	1	. 1		1	•	-	-		-	-
PHA	A → Ms S-1 → S		T	Г	Г		Г		Γ	Γ	Г	Т	Τ	41	3 3	1	Γ	Т	F	П	Τ	Г	Ι	Т	Г	Γ	Т	Г	Γ	Т	Τ	Γ	Т	Γ	Г	T	Т	T	T		Ī	-	-	-	-		-	-
PHP	P Ms S-1 S					1	ļ	1	-		ı	1		91	3 3	1				ı		ļ				ı			ı			l	1			1	l			1	-	-	-	-	-		-	-
PLA	S + 1 - S Ms - A		1			l			1		l	1	1	61	3 4	١	l			ı	1	1				1					İ		1				i		1		1	٧	J	-	-			-1
PLP	S+1→S Mi→P	1	1	i					1		l		ļ	21	3 4	١,	ļ			ı		1	1			ł	ł		ı			İ	1				ł				-1		R	ES1	(0)	RE	D)	-
ROL	√ 0 √ C √	L						26								L	1	L		L	L					36				L		L			L	l	L	L		┙	┙	Į	4	1		_	-	-
ROR	→ c → 7 d→		Γ		6E	6	3	66	5	2	6A	2	1					1		ı		I	76	6	2	76	į	3	ı	Ī	Ī			ĺ		ı	1	1	- [-			4				-1
RTI	(See Fig. 1) RTRN INT.						l				l		1		6		ŀ			!		ļ	ł		l		l		1	i		ĺ	1				1	1		-	.		RE	ST	OF	₹EI	D١	
RTS	(See Fig. 2) ATRN SUB										l		1	64	6	1		İ		ı		į	1							l	Ì			ł	1		ı	1	- [ľ	1	-	-	-	-		-	-
SBC	A-M-C → A (1)	E9	2	2	ΕĐ	4	3	E 5	3	2	l			ı	+		E	1 6	2	F	1 5	2	F	4	2	FC	1	3	FS	4	3			ŀ		ŀ	ı		- 1	- 1	-	4	ı	(3) -			۷
SEC	1 → C					1		ı							3 2		L			ı	1	1	1		İ				l							ł	1	П	-		1	-	-	1	*		-	-
SED	1 → D	L	L		_	L	L.	L	L		L	L	Ļ			1		1	L	L	↓	L	_	Ļ	L	1_	L	L	L	L	1		1	L.	L	1	1	⊥	4	_	_	_	_	_		_	1	-
SEI	1 - 1		I			l		l			1		ĺ	71	3 2	1				ı	İ	l	1		Ł											f	ı	1	ı		1	-	-	-	1			-
STA	A - M		1					85			1			ı	+		8	1 6	2	91	6	2	95	4	2	90	15	3	99	5	3	1	1		L		ĺ	1				-	-	-				
STX	x - M			1				86						į.			l		1	ı		1	1			1	ı		l	1	1						1	9	96	4	2	-	-	-	-		-	-
STY	Y - M	i			8C	4	3	84	3	2							1	1		ı		1	94	4	2	1			l		1	1			L		İ			į		-	-	-			-	
TAX		┖	1	Ļ	L	1	ļ.,	_	1	L	Ļ	Ļ	1		A 2		_	+	╀	₽	+	┖	L	\downarrow	Ļ	₽	1	ļ_	ļ	1	╀	1	1	ļ.,	L	4	1	4	4	4	4		1	_=		_	-	4
TAY		ı	1									l				1		i		ı		į.				ļ			l	İ	-	l		ŀ	ı	ı	1	1	-	-	-1	,	J	-	-		-	-
TSX		ı	ļ	1		Ĺ	1	1		ı				1	4 2		1			ı		İ			ŀ	1	Ĺ		l	1		1			L	ı	ı	1		1	ļ	. 1	¥	-	-	•	-	-
TXA	X - A	ı				ļ					1	i			2 م		ı		ŀ	ı		i		1		1			l		1	ı	ı		L		ı			- 1	ı	. 1	٠	-	-		-	-
TXS	x - s	ı	L	١.		l		ı	1						4 2		l			ı		į				1			l			i	1		L	ı	1	1		- 1	ł	-	-	-	•	•	-	-
TYA	Y - A	L_	L	L	L	L	上	L	L	L	L	L.	1	9	8 2	1	L.	1.	I.	L	1.	L	L	L	L	L	L	L	L	L	L	L	1		L	L	L	L	┙	┙	_1	7						4
(1)	ADD 1 TO "N" IF PAGE BO	UNI	DAI	ЯY	IS (CR	oss	ED							×	ıs	ΙĐΕ	×	×												٠	ΑĐ	Đ								NO	7 1	ио	DIE	:18	D		ŀ
(2)	ADD 1 TO "N" IF BRANCH	1 00	ccu	JRS	т	s.	AM	E P	AG	E					٧	IN	ΙĐΕ	×	Y													SU	BTF	AC	Ť				N	۸, ۱	ME	MC	R.	/ B	μт	7		
1 '	ADD 2 TO "N" IF BRANCH	1 00	CCL	JA S	T(0	IF	ER	EN	TF	AG	E			A	A	ccu	JMI	JLA	то	R										٨	AN	0							, i								
(3) (CARRY NOT - BELOW														M	м	ЕМ	OFI	Y P	ER	EF	FE	сті	٧E	A	DOF	RES	s	_		v	OR							١	v i	NO	, (YC	:16	s			-
	F IN DECIMAL MODE Z F																				ST												CLL	JSI	VE	OF	ŧ				NO		ΥT	€S				- 1
1 ,	ACCUMULATOR MUST BE	CH	EC	KE) F	OR	Ζŧ	RO	R	ESι	JLT										6										,	MC	OH	16	D.													- 1






SY6503 - 28 Pin Package

AB10 [

AB11 20



15 AB9

17 A812 16 AB11

15 AB10

22 AB12 ט ע_{ss}


21

Features

- 4K Addressable Bytes of Memory (AB00-AB11)
- · On-the-chip Clock
- IRQ Interrupt
- NMI Interrupt
- 8 Bit Bi-Directional Data Bus

SY6504 & SY6507 - 28 Pin Package

ABB 🔲 14



AB7 🗖 12


АВВ 🗀 13 AB9 🔲

Features

- IRQ Interrupt (6504 only)
- RDY Signal (6507 only)
- 8K Addressable Bytes of Memory (AB00-AB12)
- On-the-chip Clock
- 8 Bit Bi-Directional Data Bus



SY6505 — 28 Pin Package



17 AB11 16 AB10

15 AB9


Features

- 4K Addressable Bytes of Memory (AB00-AB11)
- On-the-chip Clock
- IRQ Interrupt
- RDY Signal
- 8 Bit Bi-Directional Data Bus

SY6506 — 28 Pin Package

AB6 12

AB7 ☐ 13 AB8 ☐ 14



Features

- 4K Addressable Bytes of Memory (AB00-AB11)
 On-the-chip Clock
- IRQ Interrupt
- Two phases off
- 8 Bit Bi-Directional Data Bus

SY6512 - 40 Pin Package

AB4 [13

AB6 | 15 AB7 | 16

AB8 77

AB9 18

AB10 🔲 19

A85 🗌

1			
∨ _{ss} ⊏	1	40	TRES
RDY 🗆	2	39	``]ø ₂ (Ουτ)
#, □	3	38] s.o.
IRG.□	4	37	□ 0₂
Vss □	5	36	DBE
NIMI)	6	35	⊒N,C.
SYNC	7	34	□R/W
v _{cc} □	θ	33	□D80
AB0 [9	32	_D81
AB1 ☐	10	31	□0B2
AB2 [11	30	DB3
AB3 [12	29	DB4

28 DB5

26 DB7

25 AB16

24 AB14

23 AB13

22 AB12

21 V_{SS}

Features


- 65K Addressable Bytes of Memory
- IRQ Interrupt
 NMI Interrupt

RDY Signal

- 8 Bit Bi-Directional Data Bus
- SYNC Signal
- Two phase input
- Data Bus Enable



SY6513 - 28 Pin Package



16 AB10

15 A89


Features

- 4K Addressable Bytes of Memory (AB00-AB11)
- Two phase clock input
- IRQ Interrupt
- NMI Interrupt
- 8 Bit Bi-Directional Data Bus

SY6514 - 28 Pin Package

AB7 🔲 13

AB8 14




Features

- 8K Addressable Bytes of Memory (AB00-AB12)
- . Two phase clock input
- IRQ Interrupt
- 8 Bit Bi-Directional Data Bus

SY6515 - 28 Pin Package

AB9 14

AB8 🔲 14




15 AB9

Features


- 4K Addressable Bytes of Memory (AB00-AB11)
- Two phase clock input
- IRQ Interrupt
- 8 Bit Bi-Directional Data Bus




CLOCK GENERATION CIRCUITS



CRYSTAL	OUTPUT F	REQUENCY
FREQUENCY	· 2	-4
3.579545 MHz	1.7897 MHz	0.894886 MHz
4.194304 MHz	2.097152 MHz	1.048576 MHz







APPENDIX J SY6522 DATA SHEET

SY6522 SY6522A

MICROPROCESSOR **PRODUCTS**


Preliminary

APRIL 1979

- Two 8-Rit Ridirectional I/O Ports
- Two 16-Bit Programmable Timer/Counters
- Serial Data Port
- Single +5V Power Supply
- TTL Compatible
- CMOS Compatible Peripheral Control Lines
- Expanded "Handshake" Canability Allows Positive Control of Data Transfers Between Processor and Peripheral Devices
- Latched Output and Input Begisters
- 1 MHz and 2 MHz Operation

The SY6522 Versatile Interface Adapter (VIA) is a very flexible I/O control device. In addition, this device contains a pair of very powerful 16-bit interval timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability allows control of bi-directional data transfers between VIA's in multiple processor systems.

Control of peripheral devices is handled primarily through two 8-bit bi-directional ports. Each line can be programmed as either an input or an output. Several peripheral I/O lines can be controlled directly from the interval timers for generating programmable frequency square waves or for counting externally generated pulses. To facilitate control of the many powerful features of this chip, an interrupt flag register, an interrupt enable register and a pair of function control registers are provided.





ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	٧
Input Voltage	VIN	-0.3 to +7.0 -0.3 to +7.0	V
Operating Temperature	1	0 to +70	°c.
Range Storage Temperature	T _A	0 10 +70	`
Range	T _{stg}	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ± 5%, T_A = 0-70°C unless otherwise noted)

Symbol	Characteristic	Min.	Max.	Unit
V _{IH}	Input High Voltage (all except ϕ 2)	2.4	Vcc	V
V _{CH}	Clock High Voltage	2.4	Vcc	V
VIL	Input Low Voltage	-0.3	0.4	V
I _{IN}	Input Leakage Current $-$ V _{IN} = 0 to 5 Vdc R/W, RES, RS0, RS1, RS2, RS3, CS1, $\overline{CS2}$, CA1, Φ 2	-	±2.5	μА
[†] TSI	Off-state Input Current - V _{IN} = .4 to 2.4V V _{CC} = Max, D0 to D7	_	±10	μΑ
I _{IH}	Input High Current — V _{IH} = 2.4V PA0-PA7, CA2, PB0-PB7, CB1, CB2	-100	_	μΑ
I _{IL}	Input Low Current — V _{IL} = 0.4 Vdc PA0-PA7, CA2, PB0-PB7, CB1, CB2	_	-1.6	mA
V _{OH}	Output High Voltage V _{CC} = min, I _{load} = -100 μAdc PA0-PA7, CA2, PB0-PB7, CB1, CB2	2.4	_	V
VoL	Output Low Voltage V _{CC} = min, I _{load} = 1.6 mAdc	-	0.4	V
Юн	Output High Current (Sourcing) VOH = 2.4V VOH = 1.5V (PB0-PB7)	-100 -1.0	_ 	μA mA
loL	Output Low Current (Sinking) VOL = 0.4 Vdc	1.6	-	mA
OFF	Output Leakage Current (Off state)	-	10	μА
C _{IN}	Input Capacitance — T _A = 25°C, f = 1 MHz (R/W, RES, RS0, RS1, RS2, RS3, CS1, CS2, D0-D7, PA0-PA7, CA1, CA2, PB0-PB7)	_	7.0	pF
	(CB1, CB2) (Φ2 Input)		10 20	pF pF
C _{OUT}	Output Capacitance — T _A = 25°C, f = 1 MHz		10	pF
PD	Power Dissipation		700	mW






Figure 2. Test Load (for all Dynamic Parameters)




Figure 3. Read Timing Characteristics

READ TIMING CHARACTERISTICS (FIGURE 3)

		SY	6522	SY6	522A	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
T _{CY}	Cycle Time	1	50	0.5	50	μs
T _{ACR}	Address Set-Up Time	180		90	-	ns
TCAR	Address Hold Time	0		0	_	ns
T _{PCB}	Peripheral Data Set-Up Time	300	_	300		ns
TCDR	Data Bus Delay Time	_	395	_	200	ns
THR	Data Bus Hold Time	10	-	10		ns

NOTE: tr, tf = 10 to 30ns.






Figure 4. Write Timing Characteristics

WRITE TIMING CHARACTERISTICS (FIGURE 4)

	 . ~	SY6	522	SY65	1	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
T _{CY}	Cycle Time	1	50	0.50	50	μς
T _C	φ2 Pulse Width	0.47	25	0.25	25	μs
TACW	Address Set-Up Time	180		90	_	ns
T _{CAW}	Address Hold Time	0	-	0		ns
T _{WCW}	R/W Set-Up Time	180	_	90	_	ns
Tcww	R/W Hold Time	0	-	0	_	ns
T _{DCW}	Data Bus Set-Up Time	300		150	-	ns
T _{HW}	Data Bus Hold Time	10	_	10	-	ns
T _{CPW}	Peripheral Data Delay Time	_	1.0	_	1.0	μς
T _{CMOS}	Peripheral Data Delay Time to CMOS Levels	_	2.0	-	2.0	μs


NOTE: tr, tf = 10 to 30ns.




PERIPHERAL INTERFACE CHARACTERISTICS

Symbol	Characteristic	Min.	Max.	Unit	Figure
t _r , t _f	Rise and Fall Time for CA1, CB1, CA2, and CB2 Input Signals	_	1.0	μs	_
T _{CA2}	Delay Time, Clock Negative Transition to CA2 Negative Transition (read handshake or pulse mode)	-	1.0	μs	5a, 5 b
T _{RS1}	Delay Time, Clock Negative Transition to CA2 Positive Transition (pulse mode)	_	1.0	μs	5a
T _{RS2}	Delay Time, CA1 Active Transition to CA2 Positive Transition (handshake mode)		2.0	μς	5 b
T _{WHS}	Delay Time, Clock Positive Transition to CA2 or CB2 Negative Transition (write handshake)	-	1.0	μs	5c, 5d
Tos	Delay Time, Peripheral Data Valid to CB2 Negative Transition		1,5	μs	5c, 5d
T _{RS3}	Delay Time, Clock Positive Transition to CA2 or CB2 Positive Transition (pulse mode)	_	1.0	μs	5c
T _{RS4}	Delay Time, CA1 or CB1 Active Transition to CA2 or CB2 Positive Transition (handshake mode)		2.0	μs	5d
TIL	Set-up Time, Peripheral Data Valid to CA1 or CB1 Active Transition (input latching)	300	_	ns	5e
T _{SR1}	Shift-Out Delay Time — Time from ϕ_2 Falling Edge to CB2 Data Out	-	300	ns	5f
T _{SR2}	Shift-In Setup Time – Time from CB2 Data In to ϕ_2 Rising Edge	300	-	ns	5 g
T _{IPW}	Pulse Width — PB6 Input Pulse	2	_	μs	5í
Ticw	Pulse Width — CB1 Input Clock	2	_	μs	5h
I _{IPS}	Pulse Spacing — PB6 Input Pulse	2	-	μs	5i
lics	Pulse Spacing — CB1 Input Pulse	2		μs	5h














Figure 5g. Timing for Shift In with Internal or External Shift Clocking




Figure 5h, External Shift Clock Timing




Figure 5i. Pulse Count Input Timing



PIN DESCRIPTIONS

RES (Reset)

The reset input clears all internal registers to logic 0 (except T1 and T2 latches and counters and the Shift Register). This places all peripheral interface lines in the input state, disables the timers, shift register, etc. and disables interrupting from the chip.

φ2 (Input Clock)

The input clock is the system $\phi 2$ clock and is used to trigger all data transfers between the system processor and the SY6522.

R/W (Read/Write)

The direction of the data transfers between the SY6522 and the system processor is controlled by the R/\overline{W} line. If R/W is low, data will be transferred out of the processor into the selected SY6522 register (write operation). If R/W is high and the chip is selected, data will be transferred out of the SY6522 (read operation).

DB0-DB7 (Data Bus)

The eight bi-directional data bus lines are used to transfer data between the SY6522 and the system processor. During read cycles, the contents of the selected SY6522 register are placed on the data bus lines and transferred into the processor. During write cycles, these lines are high-impedance inputs and data is transferred from the processor into the selected register. When the SY6522 is unselected, the data bus lines are high-impedance.

CS1, CS2 (Chip Selects)

The two chip select inputs are normally connected to processor address lines either directly or through decoding. The selected SY6522 register will be accessed when CS1 is high and $\overline{\text{CS2}}$ is low.

RS0-RS3 (Register Selects)

The four Register Select inputs permit the system processor to select one of the 16 internal registers of the SY6522, as shown in Figure 6.

Register RS Coding		Register	Description						
Number	RS3 RS2		RS1 RS0		Desig.	Write	Read		
0	0	0	0	0	ORB/IRB	Output Register "B"	Input Register "B"		
1	0	0	0	1	ORA/IRA	Output Register "A"	Input Register "A"		
2	0	0	1	0	DDRB	Data Direction Register "B"			
3	0	0	1	1	DDRA	Data Direction Register	'A''		
4	0	1	0	0	T1C-L	T1 Low-Order Latches	T1 Low-Order Counter		
5	0	1	0	1	T1C-H	T1 High-Order Counter			
6	0	1	1	0	T1L-L	T1 Low-Order Latches			
7	0	1	1	1	T1L-H	T1 High-Order Latches			
8	1	0	0	0	T2C-L	T2 Low-Order Latches	T2 Low-Order Counter		
9	1	0	0	1	T2C-H	T2 High-Order Counter			
10	1	0	1	0	SR	Shift Register			
11	1	0	1	1	ACR	Auxiliary Control Register			
12	1	1	0	0	PCR	Peripheral Control Register			
13	1	1	0	1	IFR	Interrupt Flag Register			
14	1	1	1	0	IER	Interrupt Enable Register			
15	1 1	1	1	1	ORA/IRA	Same as Reg 1 Except No "Handshake"			

Figure 6. SY6522 Internal Register Summary



IRQ (Interrupt Request)

The Interrupt Request output goes low whenever an internal interrupt flag is set and the corresponding interrupt enable bit is a logic 1. This output is "opendrain" to allow the interrupt request signal to be "wire-or'ed" with other equivalent signals in the system.

PAO-PA7 (Peripheral A Port)

The Peripheral A port consists of 8 lines which can be individually programmed to act as inputs or outputs under control of a Data Direction Register. The polarity of output pins is controlled by an Output Register and input data may be latched into an internal register under control of the CA1 line. All of these modes of operation are controlled by the system processor through the internal control registers. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Figure 7 illustrates the output circuit.

CA1, CA2 (Peripheral A Control Lines)

The two Peripheral A control lines act as interrupt inputs or as handshake outputs. Each line controls an internal interrupt flag with a corresponding interrupt enable bit. In addition, CA1 controls the latching of data on Peripheral A port input lines. CA1 is a high-impedance input only while CA2 represents one standard TTL load in the input mode. CA2 will drive one standard TTL load in the output mode.




Figure 7. Peripheral A Port Output Circuit

PB0-PB7 (Peripheral B Port)

The Peripheral B port consists of eight bi-directional lines which are controlled by an output register and a data direction register in much the same manner as the PA port, In addition, the polarity of the PB7 output signal can be controlled by one of the interval timers while the second timer can be programmed to count pulses on the PB6 pin. Peripheral B lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. In addition, they are capable of sourcing 1.0mA at 1.5VDC in the output mode to allow the outputs to directly drive Darlington transistor circuits. Figure 8 is the circuit schematic.

CB1, CB2 (Peripheral B Control Lines)

The Peripheral B control lines act as interrupt inputs or as handshake outputs. As with CA1 and CA2, each line controls an interrupt flag with a corresponding interrupt enable bit. In addition, these lines act as a serial port under control of the Shift Register. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Unlike PB0-PB7, CB1 and CB2 cannot drive Darlington transistor circuits.




Figure 8. Peripheral B Port Output Circuit

FUNCTIONAL DESCRIPTION

Port A and Port B Operation

Each 8-bit peripheral port has a Data Direction Register (DDRA, DDRB) for specifying whether the peripheral pins are to act as inputs or outputs. A 0 in a bit of the Data Direction Register causes the corresponding peripheral pin to act as an input. A 1 causes the pin to act as an output.

Each peripheral pin is also controlled by a bit in the Output Register (ORA, ORB) and an Input Register (IRA, IRB). When the pin is programmed as an output, the voltage on the pin is controlled by the cor-



responding bit of the Output Register. A 1 in the Output Register causes the output to go high, and a "0" causes the output to go low. Data may be written into Output Register bits corresponding to pins which are programmed as inputs. In this case, however, the output signal is unaffected.

Reading a peripheral port causes the contents of the Input Register (IRA, IRB) to be transferred onto the Data Bus. With input latching disabled, IRA will always reflect the levels on the PA pins. With input latching enabled, IRA will reflect the levels on the PA pins at the time the latching occurred (via CA1).


The IRB register operates similar to the IRA register. However, for pins programmed as outputs there is a difference. When reading IRA, the <u>level on the pin</u> determines whether a 0 or a 1 is sensed. When reading IRB, however, the bit stored in the <u>output register</u>, ORB, is the bit sensed. Thus, for outputs which have large loading effects and which pull an output "1" down or which pull an output "0" up, reading IRA may result in reading a "0" when a "1" was actually programmed, and reading a "1" when a "0" was programmed. Reading IRB, on the other hand, will read the "1" or "0" level actually programmed, no matter what the loading on the pin.

Figures 9, 10, and 11 illustrate the formats of the port registers. In addition, the input latching modes are selected by the Auxiliary Control Register (Figure 16.)

Handshake Control of Data Transfers

The SY6522 allows positive control of data transfers between the system processor and peripheral devices


REG 0 - ORB/IRB



Pin Data Direction Selection	WRITE	READ
DORB = "1" (OUTPUT)	MPU writes Output Level IORBI	MPU reads output register bit in ORB. Pin level has no offect.
DDRB - "0" (INPUT) (Input latching disabled)	MPU writes into ORB, but no effect on pin level, until DORB changed.	MPU reads input level on PB pin.
DDRB "0" (INPUT) (Input latching enabled)		MPU reads IRB bit, which is the level of the PB pin at the time of the last CB1 active transition.

Figure 9. Output Register B (ORB), Input Register B (IRB)


REG 1 - ORA/IRA



Pin Data Direction Selection	WRITE	READ
DDRA "1" (QUTPUT) (Input latelung disabled)	MPU writes Output Level (ORA).	MPU reads level on PA pin.
DDRA "1" (OUTPUT) (Input fatelising enabled)		MPU reads IRA bit which is the level of the PA pin at the time of the last CA1 active transition
DDRA = "0" (INPUT) IInput latching disabled	MPU writes into ORA, but no effect on pin level, until DDHA changed.	MPU reads level on PA pin.
DORA = "0" HNPUT) (Input latching enabled)	-	MPU reads IRA bit which is the level of the PA pin at the time of the last CA1 active transition

Figure 10. Output Register A (ORA), Input Register A (IRA)

REG 2 (DDRB) AND REG 3 (DDRA)



- D" ASSOCIATED PB:PA PIN IS AN INPUT (HIGH-IMPEDANCE)
- "
 " ASSOCIATED PB/PA PIN IS AN OUTPUT, WHOSE LEVEL IS DETERMINED BY

ORB/ORA REGISTER BUT

Figure 11. Data Direction Registers (DDRB, DDRA)

through the operation of "handshake" lines. Port A lines (CA1, CA2) handshake data on both a read and a write operation while the Port B lines (CB1, CB2) handshake on a write operation only.

Read Handshake

Positive control of data transfers from peripheral devices into the system processor can be accomplished very effectively using Read Handshaking. In this case, the peripheral device must generate the equivalent of a "Data Ready" signal to the processor signifying that valid data is present on the peripheral port. This signal normally interrupts the processor, which then reads the data, causing generation of a "Data Taken" signal. The peripheral device responds by making new data available. This process continues until the data transfer is complete.






Figure 12. Read Handshake Timing (Port A, Only)




Figure 13. Write Handshake Timing

In the SY6522, automatic "Read" Handshaking is possible on the Peripheral A port only. The CA1 interrupt input pin accepts the "Data Ready" signal and CA2 generates the "Data Taken" signal. The "Data Ready" signal will set an internal flag which may interrupt the processor or which may be polled under program control. The "Data Taken" signal can either be a pulse or a level which is set low by the system processor and is cleared by the "Data Ready" signal. These options are shown in Figure 12 which illustrates the normal Read Handshaking sequence.

Write Handshake

The sequence of operations which allows handshaking data from the system processor to a peripheral device is very similar to that described for Read Handshaking. However, for Write Handshaking, the SY6522 generates the "Data Ready" signal and the peripheral device must respond with the "Data Taken" signal. This can be accomplished on both the PA port and the PB port on the SY6522. CA2 or CB2 act as a "Data Ready" output in either the handshake mode or pulse mode and CA1 or CB1 accept the "Data Taken" signal from the peripheral device, setting the interrupt flag and cleaning the "Data Ready" output. This sequence is shown in Figure 13.

Selection of operating modes for CA1, CA2, CB1, and CB2 is accomplished by the Peripheral Control Register (Figure 14).

Timer Operation

Interval Timer T1 consists of two 8-bit latches and a 16-bit counter. The latches are used to store data which is to be loaded into the counter. After loading, the counter decrements at $\phi 2$ clock rate. Upon reaching zero, an interrupt flag will be set, and \overline{IRQ} will go low if the interrupt is enabled. The timer will then disable any further interrupts, or will automatically transfer the contents of the latches into the counter and will continue to decrement. In addition, the timer may be programmed to invert the output signal on a peripheral pin each time it "times-out". Each of these modes is discussed separately below.

The T1 counter is depicted in Figure 15 and the latches in Figure 16.





Figure 14, CA1, CA2, CB1, CB2 Control



Two bits are provided in the Auxiliary Control Register (bits 6 and 7) to allow selection of the T1 oper-

ating modes. The four possible modes are depicted in Figure 17.


REG 4 - TIMER 1 LOW-ORDER COUNTER



WRITE – 8 BITS LOADED INTO T1 LOW-ORDER LATCHES. LATCH CONTENTS ARE TRANSFERRED INTO LOW-ORDER COUNTER AT THE TIME THE HIGH-ORDER COUNTER IS LOADED (REG 5)

READ - 8 BITS FROM T1 LOW-ORDER COUNTER TRANSFERRED TO MPU. IN ADDITION, T1 INTERRUPT FLAG IS RESET (BIT 6 IN INTERRUPT FLAG REGISTER).


REG 5 - TIMER 1 HIGH-ORDER COUNTER



WRITE - 8 BITS LOADED INTO T1 HIGH-ORDER LATCHES, ALSO, AT THIS TIME BOTH HIGH AND LOW-ORDER LATCHES TRANSFERED INTO T1 COUNTER. TINTERRUPT FLAG ALSO IS RESET. READ - 8 BITS FROM T1 HIGH-ORDER COUNTER TRANSFERED TO MPU.

Figure 15. T1 Counter Registers


REG 6 - TIMER 1 LOW-ORDER LATCHES



WRITE - 8 BITS LOADED INTO TI LOW-ORDER LATCHES, THIS OPERATION IS NO DIFFERENT THAT A WRITE INTO REG 4.

READ — 8 BITS FROM T1 LOW-ORDER LATCHES TRANSFERRED TO MPU. UNLIKE REG 4 OPERATION, THIS DOES NOT CAUSE RESET OF T1 INTERRUPT FLAG.

REG 7 - TIMER 1 HIGH-ORDER LATCHES



WRITE – 8 BITS LOADED INTO T1 HIGH-ORDER LATCHES. UNLIKE REG 4 OPERATION NO LATCH-TO-COUNTER TRANSFERS TAKE PLACE.

READ - 8 BITS FROM T1 HIGH-ORDER LATCHES TRANSFERRED TO MPU.

Figure 16. T1 Latch Registers

REG 11 - AUXILIARY CONTROL REGISTER




Figure 17. Auxiliary Control Register

Note: The processor does not write directly into the low order counter (T1C-L). Instead, this half of the counter is loaded automatically from the low order latch when the processor writes into the high order counter. In fact, it may not be necessary to write to the low order counter in some applications since the timing operation is triggered by writing to the high order counter.






Figure 18. Timer 1 and Timer 2 One-Shot Mode Timing

Timer 1 One-Shot Mode

The interval timer one-shot mode allows generation of a single interrupt for each timer load operation. As with any interval timer, the delay between the "write T1C-H" operation and generation of the processor interrupt is a direct function of the data loaded into the timing counter. In addition to generating a single interrupt, Timer 1 can be programmed to produce a single negative pulse on the PB7 peripheral pin. With the output enabled (ACR7=1) a "write T1C-H" operation will cause PB7 to go low. PB7 will return high when Timer 1 times out. The result is a single programmable width pulse.

In the one-shot mode, writing into the high order latch has no effect on the operation of Timer 1. However, it will be necessary to assure that the low order latch contains the proper data before initiating the count-down with a "write T1C-H" operation. When the processor writes into the high order counter, the T1 interrupt flag will be cleared, the contents of the low order latch will be transferred into the low order counter, and the timer will begin to decrement at system clock rate. If the PB7 output is enabled, this signal will go low on the phase two following the write operation. When the counter reaches zero, the T1 interrupt flag will be set, the IRO pin will go low (interrupt enabled), and the signal on PB7 will go high. At this time the counter will continue to decrement at system clock rate. This allows the system processor to read the contents of the counter to determine the time since interrupt. However, the T1 interrupt flag cannot be set again unless it has been cleared as described in this specification.

Timing for the SY6522 interval timer one-shot modes is shown in Figure 18.

Timer 1 Free-Run Mode


The most important advantage associated with the latches in T1 is the ability to produce a continuous

series of evenly spaced interrupts and the ability to produce a square wave on PB7 whose frequency is not affected by variations in the processor interrupt response time. This is accomplished in the "free-running" mode.

In the free-running mode, the interrupt flag is set and the signal on PB7 is inverted each time the counter reaches zero. However, instead of continuing to decrement from zero after a time-out, the timer automatically transfers the contents of the latch into the counter (16 bits) and continues to decrement from there. The interrupt flag can be cleared by writing T1C-H, by reading T1C-L, or by writing directly into the flag as described later. However, it is not necessary to rewrite the timer to enable setting the interrupt flag on the next time-out.

All interval timers in the SY6522 are "re-triggerable". Rewriting the counter will always re-initialize the time-out period. In fact, the time-out can be prevented completely if the processor continues to rewrite the timer before it reaches zero. Timer 1 will operate in this manner if the processor writes into the high order counter (T1C-H). However, by loading the latches only, the processor can access the timer during each down-counting operation without affecting the time-out in process. Instead, the data loaded into the latches will determine the length of the next timeout period. This capability is particularly valuable in the free-running mode with the output enabled. In this mode, the signal on PB7 is inverted and the interrupt flag is set with each time-out. By responding to the interrupts with new data for the latches, the processor can determine the period of the next half cycle during each half cycle of the output signal on PB7. In this manner, very complex waveforms can be generated. Timing for the free-running mode is shown in Figure 19.





Note: A precaution to take in the use of PB7 as the timer output concerns the Data Direction Register contents for PB7. <u>Both</u> DDRB bit 7 and ACR bit 7 must be 1 for PB7 to function as the timer output. If one is 1 and the other is 0, then PB7 functions as a normal output pin, controlled by ORB bit 7.

Figure 19. Timer 1 Free-Run Mode Timing


Timer 2 Operation

Timer 2 operates as an interval timer (in the "one-slot" mode only), or as a counter for counting negative pulses on the PB6 peripheral pin. A single control bit is provided in the Auxiliary Control Register to select between these two modes. This timer is comprised of a "write-only" low-order latch (T2L-L), a "read-only" low-order counter and a read/write high order counter. The counter registers act as a 16-bit counter which decrements at $\Phi 2$ rate. Figure 20 illustrates the T2 Counter Registers.

Timer 2 One-Shot Mode

As an interval timer, T2 operates in the "one-shot" mode similar to Timer 1. In this mode, T2 provides a single interrupt for each "write T2C-H" operation. After timing out, the counter will continue to decrement. However, setting of the interrupt flag will be disabled after initial time-out so that it will not be set by the counter continuing to decrement through zero. The processor must rewrite T2C-H to enable setting of the interrupt flag. The interrupt flag is cleared by reading T2C-L or by writing T2C-H. Timing for this operation is shown in Figure 18.

REG 8 - TIMER 2 LOW-ORDER COUNTER




WRITE - 8 BITS LOADED INTO T2 LOW-ORDER LATCHES.

LAICHES.

READ - 8 BITS FROM T2 LOW-ORDER COUNTER TRANSFERRED TO MPU, T2 INTERRUPT FLAG IS RESET.

REG 9 - TIMER 2 HIGH-ORDER COUNTER



WRITE -- 8 BITS LOADED INTO T2 HIGH-ORDER COUNTER, ALSO, LOW-ORDER LATCHES TRANSFERRED TO LOW-ORDER COUNTER, IN ADDITION, T2 INTERRUPT

FLAG IS RESET.

READ = 8 BITS FROM T2 HIGH-ORDER COUNTER TRANSFERRED TO MPU.

Figure 20. T2 Counter Registers



Timer 2 Pulse Counting Mode

In the pulse counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on PB6. This is accomplished by first loading a number into T2. Writing into T2C-H clears the interrupt flag and allows the counter to decrement each time a pulse is applied to PB6. The interrupt flag will be set when T2 reaches zero. At this time the counter will continue to decrement with each pulse on PB6. However, it is necessary to rewrite T2C-H to allow the interrupt flag to set on subsequent down-counting operations. Timing for this mode is shown in Figure 21. The pulse must be low on the leading edge of Φ 2.

Shift Register Operation

The Shift Register (SR) performs serial data transfers into and out of the CB2 pin under control of an internal modulo-8 counter. Shift pulses can be applied to the CB1 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the CB1 pin for controlling external devices.

The control bits which select the various shift register operating modes are located in the Auxiliary Control Register. Figure 22 illustrates the configuration of the SR data bits and the SR control bits of the ACR.

Figures 23 and 24 illustrate the operation of the various shift register modes.

Interrupt Operation

Controlling interrupts within the SY6522 involves three principal operations. These are flagging the interrupts, enabling interrupts and signaling to the processor that an active interrupt exists within the chip. Interrupt flags are set by interrupting conditions which exist within the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced. To determine the source of an interrupt, the microprocessor must examine these flags in order from highest to lowest priority. This is accomplished by reading the flag register into the processor accumulator, shifting this register either right or left and then using conditional branch instructions to detect an active interrupt.

Associated with each interrupt flag is an interrupt enable bit. This can be set or cleared by the processor to enable interrupting the processor from the corresponding interrupt flag. If an interrupt flag is set to a logic 1 by an interrupting condition, and the corresponding interrupt enable bit is set to a 1, the Interrupt Request Output (IRQ) will go low. IRQ is an "open-collector" output which can be "wire-or'ed" with other devices in the system to interrupt the processor.

In the SY6522, all the interrupt flags are contained in one register. In addition, bit 7 of this register will be read as a logic 1 when an interrupt exists within the chip. This allows very convenient polling of several devices within a system to locate the source of an interrupt.




Figure 22. SR and ACR Control Bits




SR Disabled (000)

The 000 mode is used to disable the Shift Register. In this mode the microprocessor can write or read the SR, but the shifting operation is disabled and operation of CB1 and CB2 is controlled by the appropriate bits in the Peripheral. Control Register (PCR). In this mode the SR Interrupt Flag is disabled (held to a logic 0).

Shift in Under Control of T2 (001)


In the 001 mode the shifting rate is controlled by the low order 8 bits of T2. Shift pulses are generated on the CB1 pin to control shifting in external devices. The time between transitions of this output clock is a function of the system clock period and the contents of the low order T2 latch (N).

The shifting operation is triggered by writing or reading the shift register. Data is shifted first into the low order bit of SR and is then shifted into the next higher order bit of the shift register on the negative-going edge of each clock pulse. The input data should change before the positive-going edge of the CB1 clock pulse. This data is shifted into the shift register during the ϕ_2 clock cycle following the positive-going edge of the CB1 clock pulse. After 8 CB1 clock pulses, the shift register interrupt flag will be set and $\overline{\rm IRQ}$ will go low.



Shift in Under Control of ϕ_2 (010)

In mode 010 the shift rate is a direct function of the system clock frequency. CB1 becomes an output which generates shift pulses for controlling external devices. Timer 2 operates as an independent interval timer and has no effect on SR. The shifting operation is triggered by reading or writing the Shift Register. Data is shifted first into bit 0 and is then shifted into the next higher order bit of the shift register on the trailing edge of each ϕ_2 clock pulse. After 8 clock pulses, the shift register interrupt flag will be set, and the output clock pulses on CB1 will stop.



Shift in Under Control of External CB1 Clock (011)

In mode 011 CB1 becomes an input. This allows an external device to load the shift register at its own pace. The shift register counter will interrupt the processor each time 8 bits have been shifted in. However, the shift register counter does not stop the shifting operation; it acts simply as a pulse counter. Reading or writing the Shift Register resets the Interrupt flag and initializes the SR counter to count another 8 pulses.

Note that the data is shifted during the first system clock cycle following the positive-going edge of the CB1 shift pulse. For this reason, data must be held stable during the first full cycle following CB1 going high.





Figure 23. Shift Register Input Modes




Shift Out Free-Running at T2 Rate (100)

Mode 100 is very similar to mode 101 in which the shifting rate is set by T2. However, in mode 100 the SR Counter does not stop the shifting operation. Since the Shift Register bit 7 (SR7) is recirculated back into bit 0, the 8 bits loaded into the shift register will be clocked onto CB2 repetitively. In this mode the shift register counter is disabled.




Shift Out Under Control of T2 (101)

In mode 101 the shift rate is controlled by T2 (as in the previous mode). However, with each read or write of the shift register the SR Counter is reset and 8 bits are shifted onto CB2. At the same time, 8 shift pulses are generated on CB1 to control shifting in external devices. After the 8 shift pulses, the shifting is disabled, the SR Interrupt Flag is set and CB2 remains at the last data level.




Shift Out Under Control of ϕ_2 (110)

In mode 110, the shift rate is controlled by the ϕ_2 system clock.



Shift Out Under Control of External CB1 Clock (111)

In mode 111 shifting is controlled by pulses applied to the CB1 pin by an external device. The SR counter sets the SR Interrupt flag each time it counts 8 pulses but it does not disable the shifting function. Each time the microprocessor writes or reads the shift register, the SR Interrupt flag is reset and the SR counter is initialized to begin counting the next 8 shift pulses on pin CB1. After 8 shift pulses, the interrupt flag is set. The microprocessor can then load the shift register with the next byte of data.





The Interrupt Flag Register (IFR) and Interrupt Enable Register (IER) are depicted in Figures 25 and 26, respectively.

The IFR may be read directly by the processor. In addition, individual flag bits may be cleared by writing a "1" into the appropriate bit of the IFR. When the proper chip select and register signals are applied to the chip, the contents of this register are placed on the data bus. Bit 7 indicates the status of the IRQ output. This bit corresponds to the logic function: IRQ = IFR6 \times IER6 + IFR5 \times IER5 + IFR4 \times IER4 + IFR3 \times IER3 + IFR2 \times IER2 + IFR1 \times IER1 + IFR0 \times IER0. Note: \times = logic AND, + = Logic OR.

The IFR bit 7 is not a flag. Therefore, this bit is not directly cleared by writing a logic 1 into it. It can only be cleared by clearing all the flags in the register or by disabling all the active interrupts as discussed in the next section.

REG 13 - INTERRUPT FLAG REGISTER




Figure 25. Interrupt Flag Register (IFR)


For each interrupt flag in IFR, there is a corresponding bit in the Interrupt Enable Register. The system processor can set or clear selected bits in this register to facilitate controlling individual interrupts without affecting others. This is accomplished by writing to

address 1110 (IER address). If bit 7 of the data placed on the system data bus during this write operation is a 0, each 1 in bits 6 through 0 clears the corresponding bit in the Interrupt Enable Register. For each zero in bits 6 through 0, the corresponding bit is unaffected.

Setting selected bits in the Interrupt Enable Register is accomplished by writing to the same address with bit 7 in the data word set to a logic 1. In this case, each 1 in bits 6 through 0 will set the corresponding bit. For each zero, the corresponding bit will be unaffected. This individual control of the setting and clearing operations allows very convenient control of the interrupts during system operation.

In addition to setting and clearing IER bits, the processor can read the contents of this register by placing the proper address on the register select and chip select inputs with the R/W line high, Bit 7 will be read as a logic 0.

REG 14 - INTERRUPT ENABLE REGISTER




NOTES:

- 1. IF BIT 7 IS A "0", THEN EACH "1" IN BITS 0 6 DISABLES THE CORRESPONDING INTERRUPT
- 2. IF BIT 7 IS A "1", THEN EACH "1" IN BITS 0 6 ENABLES THE CORRESPONDING INTERRUPT.
- IF A READ OF THIS REGISTER IS DONE, BIT 7 WILL BE "0" AND ALL OTHER BITS WILL REFLECT THEIR ENABLE/DISABLE STATE.

Figure 26. Interrupt Enable Register (IER)



PACKAGE OUTLINE



NOTE: Pin No. 1 is in lower left corner when symbolization is in normal orientation.

ORDERING INFORMATION

Order Number	Package Type	Frequency Option		
SYP 6522	Plastic	1 MHz		
SYP 6522A	Plastic	2 MHz		
SYC 6522	Ceramic	1 MHz		
SYC 6522A	Ceramic	2 MHz		

PIN CONFIGURATION

_					
∨ss 🗖	3		40		CA1
PAO	2		39	Ь	ÇA2
PAID	3		38	Ы	RS0
PA2	4		37	Ы	AS1
PA3 🗖	5		36	Þ	RS2
PA4 🗖	6		35	Ь	AS3
PA5	7		34	b	ŘES
PA6 [8		33	þ	D0
PA7 🗖	9		32	þ	D١
PB0 [10	SY6522	31	Þ	D2
PB1 🗖	11		30	Þ	D3
₽B2 □	12		29	Þ	D4
P83 🗖	13		28	Þ	D5
P84 🗖	14		27	Þ	D6
P85 🗆	15		26	Þ	07
P86 🗆	16		25	Þ	4-2
P87 🗖	17		24	Þ	CS1
СВ1 □	18		23	þ	Ċ52
CB2	19		22	Þ	R/W
Vcc □	20		21	þ	IRQ

APPENDIX K SY6532 DATA SHEET



RAM, I/O, Timer Array


SY6532

MICROPROCESSOR PRODUCTS

APRIL 1979

The SY6532 is designed to operate in conjuction with the SY6500 Microprocessor Family. It is comprised of a 128 x 8 static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, a software programmable interval timer with interrupt capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge-detect interrupt circuit.

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- · Programmable edge-sensitive interrupt
- 128 x 8 static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- Programmable Interval Timer
- · Programmable Interval Timer Interrupt
- . TTL & CMOS compatible peripheral lines
- · Peripheral pins with Direct Transistor Drive Capability
- · High Impedance Three-State Data Pins





MAXIMUM RATINGS


RATING	SYMBOL	VOLTAGE	UNIT
Supply Voltage	Vcc	3 to +7.0	V
Input/Output Voltage	V _{IN}	3 to +7.0	V
Operating Temperature Range	TOP	0 to 70	°C
Storage Temperature Range	T _{STG}	-55 to +150	°C

ELECTRICAL CHARATERISTICS (V_{CC} = 5.0V ±5%, V_{SS} = 0V, T_A = 25° C)


CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage	v_{IH}	V _{SS} + 2.4		v_{CC}	V
Input Low Voltage	VIL	V _{SS} 3		V _{SS} + .4	V
Input Leakage Current; V _{IN} = V _{SS} + 5V AØ-A6, RS, R/W, RES, Ø2, CS1, CS2	l _{IN}		1.0	2.5	μА
Input Leakage Current for High Impedance State (Three State); VIN = .4V to 2.4V; DØ-D7	l _{TSI}		±1.0	±10.0	μA
Input High Current; V _{IN} = 2.4V PAØ-PA7, PBØ-PB7	IIH	-100.	-300.		μΛ
Input Low Current; V _{IN} = .4V PAØ-PA7, PBØ-PB7	IIL		-1,0	-1.6	MA
Output High Voltage $V_{CC} = MIN, I_{LOAD} \leq -100\mu A \text{ (PAϕ-PA$7, PB$\phi$-PB$7, Dϕ-D$7)}$ $I_{LOAD} \leq 3 \text{ MA (PBϕ-PB$7)}$	VOH	V _{SS} + 2.4 V _{SS} + 1.5			V
Output Low Voltage V _{CC} = MIN, I _{LOAD} ≤ 1.6MA	VOL			V _{SS} + .4	V
Output High Current (Sourcing); VOH ≥ 2.4V (PAØ-PA7, PBØ-PB7, DØ-D7) ≥ 1.5V Available for direct transistor drive (PBØ-PB7)	IOH	-100 3.0	-1000 5.0		μA MA
Output Low Current (Sinking); VOL ≤ .4V	IOL	1.6	ļ		MA
Clock Input Capacitance	CClk	,		30	pf
Input Capacitance	CIN			10	pf
Output Capacitance	COUT			10	pf
Power Dissipation	1 _{CC}	<u> </u>	100	125	mA

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.

WRITE TIMING CHARACTERISTICS



READ TIMING CHARACTERISTICS



WRITE TIMING CHARACTERISTICS

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Clock Period	TCYC	1			μS
Rise & Fall Times	TR, TF			25	NS
Clock Pulse Width	TC	470			NS
R/W valid before positive transition of clock	TWCW	180			NS
Address valid before positive transition of clock	TACW	180			NS
Data Bus valid before negative transition of clock	TDCW	300			NS
Data Bus Hold Time	THW	10			NS
Peripheral data valid after negative transition of clock	TCPW			1	μS
Peripheral data valid after negative transition of clock driving CMOS (Level = V _{CC} = 30%)	TCMOS			2	μS

READ TIMING CHARACTERISTICS

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
R/W valid after positive transition of clock	TWCR	180			NS
Address valid before positive transition of clock	TACR	180			NS
Peripheral data valid before positive transition of clock	TPCR	300			NS
Data Bus valid after positive transition of clock	TCDR			395	NS
Data Bus Hold Time	THR	10			NS
IRQ (Interval Timer Interrupt) valid before positive transition of clock	TIC	200			NS

Loading = 30 pf + 1 TTL load for PAØ-PA7, PBØ-PB7

= 130 pf + 1 TTL load for DØ-D7

INTERFACE SIGNAL DESCRIPTION

Reset (RES)

During system initialization a Logic "0" on the \overline{RES} input will cause a zeroing of all four I/O registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during Reset. Interrupt capability is disabled with the \overline{RES} signal. The \overline{RES} signal must be held low for at least one clock period when reset is required.

Input Clock

The input clock is a system Phase Two clock which can be either a low level clock ($V_{IL} < 0.4$, $V_{IH} > 2.4$) or high level clock ($V_{IL} < 0.2$, $V_{IH} = V_{CC} + \frac{1}{2}$).

Read/Write (R/W)

The R/W signal is supplied by the microprocessor array and is used to control the transfer of data to and from the microprocessor array and the SY6532. A high on the R/W pin allows the processor to read (with proper addressing) the data supplied by the SY6532. A low on the R/W pin allows a write (with proper addressing) to the SY6532.

Interrupt Request (IRQ)

The \overline{IRQ} pin is an interrupt pin from the interrupt control logic. It will be normally high with a low indicating an interrupt from the SY6532. \overline{IRQ} is an open-drain output, permitting several units to be wire-or'ed to the common \overline{IRQ} microprocessor input pin. The \overline{IRQ} pin may be activated by a transition on PA7 or timeout of the interval timer.

Data Bus (D0-D7)

The SY6532 has eight bi-directional data pins (D0-D7). These pins connect to the system's data lines and allow transfer of data to and from the microprocessor array. The output buffers remain in the off state except when a Read operation occurs.



Peripheral Data Ports

The SY6532 has 16 pins available for peripheral I/O operations. Each pin is individually programmable to act as either an input or an output. The 16 pins are divided into two 8-bit ports, PA0-PA7 and PB0-PB7. PA7 may also function as an interrupt input pin. This feature is described in another section. The pins are set up as an input by writing a "0" into the corresponding bit of the data direction register. A "1" into the data direction register will cause its corresponding bit to be an output. When in the input mode, the peripheral output buffers are in the "1" state and a pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor unit reads the peripheral pin. When the peripheral device gets information from the SY6532 it receives data stored in the data register. The microprocessor will read correct information if the peripheral lines are greater than 2.4 volts for a "1" and less than 0.4 volts for a "0" as the peripheral pins are all TTL compatible. Pins PB0-PB7 are also capable of sourcing 3 ma at 1.5 v thus making them capable of direct transistor drive.

Address Lines (A0-A6)

There are 7 address pins. In addition to these, there is the \overline{RS} pin. The above pins, A0-A6 and \overline{RS} , are always used as addressing pins. There are 2 additional pins which are used as CHIP SELECTS. They are pins CS1 and $\overline{CS2}$.

INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The SY6532 is divided into four basic sections: RAM, I/O, Timer, and Interrupt Control. The RAM interfaces directly with the microprocessor through the system data bus and address lines. The I/O section consists of two 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O register.

RAM 128 Bytes (1024 Bits)

A 128 x 8 static RAM is contained on the SY6532. It is addressed by A0-A6 (Byte Select), RS, CS1, and CS2.

Internal Peripheral Registers

There are four 8-bit internal registers: two data direction registers and two output registers. The two data direction registers (A side and B side) control the direction of data into and out of the peripheral I/O pins. A logic zero in a bit of the data direction register (DDRA and DDRB) causes the corresponding pin of the I/O port to act as an input. A logic one causes the corresponding pin to act as an output. The voltage on any pin programmed as an output is determined by the corresponding bit in the output register (ORA and ORB).

Data is read directly from the PA pins during a peripheral read operation. Thus, for a PA pin programmed as an output, the data transferred into the processor will be the same as the data in the ORA only if the voltage on the pin is allowed to be ≥ 2.4 volts for a logic one and ≤ 0.4 volts for a zero. If the loading on the pin does not allow this, then the data resulting from the read operation may not match the contents of ORA.

The output buffers for the PB pins are somewhat different from the PA buffers. The PB buffers are push-pull devices which are capable of sourcing 3ma at 1.5 volts. This allows for these pins to directly drive transistor circuits. To assure that the processor will read the proper data when performing a peripheral read operation, logic is provided in the peripheral B port to permit the processor to read the contents of ORB, instead of the PB pins as is the case for the PA port.

Interval Timer

The timer section of the SY6532 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 2.

The interval timer can be programmed to count up to 256 time intervals. Each time interval can be either 1T, 8T, 64T or 1024T increments, where T is the system clock period. When a full count is reached, and interrupt flag is set to a logic "1." After the interrupt flag is set the internal clock begins counting down to a maximum of -255T. Thus, after the interrupt flag is set, a Read of the timer will tell how long since the flag was set up to a maximum of 255T.


The 8-bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern 0 0 1 1 0 1 0 0 would be put on the Data Bus and written into the Interval Time register.

At the same time that data is being written to the Interval Timer, the counting intervals of 1, 8, 64, 1024T are decoded from address lines A0 and A1. During a Read or Write operation address line A3 controls the interrupt capability of \overline{IRQ} , i.e., $A_3 = 1$ enables \overline{IRQ} , $A_3 = 0$ disables \overline{IRQ} . In either case, when timeout occurs, bit 7 of the Interrupt Flag Register is set. This flag is cleared when the Timer register is either read from or written to by the processor. If \overline{IRQ} is enabled by A3 and an interrupt occurs \overline{IRQ} will go low. When the timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., 51, 50, 49, etc.

When the timer has counted down to 0 0 0 0 0 0 0 0 0 0 on the next count time an interrupt will occur and the counter will read 1 1 1 1 1 1 1 1 1. After interrupt, the timer register decrements at a divide by "1" rate of the system clock. If after interrupt, the timer is read and a value of 1 1 1 0 0 1 0 0 is read, the time since interrupt is 28T. The value read is in two's complement.

Value read = 1 1 1 0 0 1 0 0 Complement = 0 0 0 1 1 0 1 1 Add 1 = 0 0 0 1 1 1 0 0 = 28.

Figure 2. BASIC ELEMENTS OF INTERVAL TIMER




Thus, to arrive at the total elapsed time, merely do a two's complement add to the original time written into the timer. Again, assume time written as 0.0110100 (=52). With a divide by 8, total time to interrupt is $(52 \times 8) + 1 = 417T$. Total elapsed time would be 416T + 28T = 444T, assuming the value read after interrupt was 1.1100100.

After interrupt, whenever the timer is written or read the interrupt is reset. However, the reading of the timer at the same time the interrupt occurs will not reset the interrupt flag.

Figure 3 illustrates an example of interrupt.

Figure 3, TIMER INTERRUPT TIMING



5

- 1. Data written into interval timers is 0.0110100 = 5210
- 2. Data in Interval timer is $0\ 0\ 0\ 1\ 1\ 0\ 0\ 1 = 25_{10}$ $52 - \frac{213}{8} - 1 = 52 - 26 - 1 = 25$
- 3. Data in Interval timer is $0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0$ 52 9 1 = 52 51 1 = 0
- 4. Interrupt has occurred at \$\psi 2\$ pulse \$\pm416\$


 Data in Interval timer = 1 1 1 1 1 1 1 1
- 5. Data in Interval timer is 1 0 1 0 1 1 0 0 two's complement is 0 1 0 1 0 1 0 0 = 84₁₀ 84 + (52 x 8) = 500₁₀

When reading the timer after an interrupt, A3 should be low so as to disable the \overline{IRQ} pin. This is done so as to avoid future interrupts until after another Write operation.

Interrupt Flag Register

The Interrupt Flag Register consists of two bits: the timer interrupt flag and the PA7 interrupt flag. When a read operation is performed on the Interrupt Flag Register, the bits are transferred to the processor on the data bus, as the diagram below, indicates.

Figure 4. INTERRUPT FLAG REGISTER



The PA7 flag is cleared when the Interrupt Flag Register is read. The timer flag is cleared when the timer register is either written or read.

ADDRESSING

Addressing of the SY6532 is accomplished by the 7 addressing pins, the \overline{RS} pin and the two chip select pins CS1 and $\overline{CS2}$. To address the RAM, CS1 must be high with $\overline{CS2}$ and \overline{RS} low. To address the I/O and Interval timer CS1 and \overline{RS} must be high with $\overline{CS2}$ low. As can be seen to access the chip CS1 is high and $\overline{CS2}$ is low. To distinguish between RAM or I/O Timer the \overline{RS} pin is used. When this pin is low the RAM is addressed, when high the I/O Interval timer section is addressed. To distinguish between timer and I/O address line A2 is utilized. When A2 is high the interval timer is accessed. When A2 is low the I/O section is addressed. Table 1 illustrates the chip addressing.

Edge Sense Interrupt

In addition to its use as a peripheral I/O line, the PA7 pin can function as an edge sensitive input. In this mode, an active transition on PA7 will set the internal interrupt flag (bit 6 of the Interrupt Flag Register). When this occurs, and providing the PA7 interrupt is enabled, the IRQ output will go low.

Control of the PA7 edge detecting logic is accomplished by performing a write operation to one of four addresses. The data lines for this operation are "don't care" and the addresses to be used are found in Figure 4.

The setting of the internal interrupt flag by an active transition on PA7 is always enabled, no matter whether PA7 is set up as an input or an output.

The RES signal disables the PA7 interrupt and sets the active transition to the negative edge-detect state. During the reset operation, the interrupt flag may be set by a negative transition. It may, therefore, be necessary to clear the flag before its normal use as an edge detecting input is enabled. This can be achieved by reading the Interrupt Flag Register, as defined by Figure 4 immediately after reset.

I/O Register - Timer Addressing

Table 1 illustrates the address decoding for the internal elements and timer programming. Address line A2 distinquishes I/O registers from the timer. When A2 is low and $\overline{\rm RS}$ is high, the I/O registers are addressed. Once the I/O registers are addressed, address lines A1 and A0 decode the desired register.

When the timer is selected A1 and A0 decode the "divide-by" matrix. This decoding is defined in Table 1. In addition, Address A3 is used to enable the interrupt flag to IRQ.



Table 1 ADDRESSING DECODE

OPERATION	RS	R/W	A4	A3	A2	A1	A0
Write RAM	0	0	_		_		_
Read RAM	0	1	_	_	_		_
Write DDRA	1	0	_	_	0	0	1
Read DDRA	1	1	_	_	0	0	1
Write DDRB	1	0		_	0	1	1
Read DDRB	1	1	_		0	1	1
Write Output Reg A	1	0		_	0	0	0
Read Output Reg A	1	1			0	0	0
Write Output Reg B	1	0		_	0	1	0
Read Output Reg B	1	1		_	0	1	0
Write Timer							
÷ 1 T	1	0	1	(a)	ı	0	0
÷ 8T	1	0	1	(a)	1	0	1
÷ 64T	1	0	1	(a)	1	1	0
÷ 1024T	1	0	1	(a)	1	ı	1
Read Timer	1	1	_	(a)	1	_	0
Read Interrupt Flag	1	1			1	–	1
Write Edge Detect Control	1	0	0	_	1	(b)	(c)

NOTES:

- = Don't Care, "1" = High level (≥2.4V), "0" = Low level (≤0.4V)

(a) A3 = 0 to disable interrupt from timer to \overline{IRQ}

(c) A0 = 0 for negative edge-detect A0 = 1 for positive edge-detect


A3 = 1 to enable interrupt from timer to $\overline{1RQ}$ (b) A1 = 0 to disable interrupt from PA7 to $\overline{1RQ}$

A1 = 1 to enable interrupt from PA7 to \overline{IRQ}

PACKAGE OUTLINE

10° max. 21 DOT OR NOTCH .600 max. (15.87) .625 TO LOCATE 15.24 mm (15.11) .595 PIN NO. 1 20 .155 max. 2.020 max (3.93 mm) (51.30 mm) .190 max. (4.82 mm) .310 max. (7,87 mm) (1.65) .065 .100 min. (1.01) .040 (2.54 mm) (.55) .022 (.45) .018 .010 min. 1.910 (48.51 mm) (.25 mm) 1.890 (48.00 mm) 19 EQUAL SPACES .100 € TOL. NONCUM. (2.54 mm) NOTE: Pin No. 1 is in lower left corner when symbolization is in normal orientation

PIN DESIGNATION



APPENDIX L SY2114 RAM DATA SHEET



1024x4 Static Random **Access Memory**

SY2114

MEMORY PRODUCTS

SEPTEMBER 1978

- 200 ns Maximum Access
- Low Operating Power Dissipation 0.1 mW/Bit
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single +5V Supply

- Totally TTL Compatible: All Inputs, Outputs, and Power Supply
- Common Data I/O
- 400 my Noise Immunity High Density 18 Pin Package

The SY2114 is a 4096-Bit static Random Access Memory organized 1024 words by 4-bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 1 TTL load.

PIN CONFIGURATION




ORDERING INFORMATION

Order Number	Package Type	Access Time	Supply Current (Max)	Temperature Range
SYC2114	Ceramic	450nsec	100mA	0°C to 70°C
SYP2114	Molded	450nsec	100mA	0°C to 70°C
SYC2114-3	Ceramic	300nsec	100mA	0°C to 70°C
5YP2114-3	Molded	300nsec	100m A	0°C to 70°C
SYC2114L	Ceramic	450nsec	70mA	0°C to 70°C
SYP2114L	Molded	450nsec	70mA	0°C to 70"C
SYC2114L-3	Ceramic	300nsec	70mA	0°C to 70°C
SYP2114L-3	Molded	300nsec	70mA	0°C to 70°C
SYC2114-2	Ceramic	200nsec	100mA	0"C to 70"C
SYP2114-2	Molded	200nsec	100mA	0°C to 70°C
SYC2114L-2	Ceramic	200 nsec	70mA	0°C to 70°C
SYP2114L-2	Malded	200nsec	70m A	0°C to 70°C

The SY2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5V supply. A separate Chip Select (CS) input allows easy selection of an individual device when outputs are or-tied.

The SY2114 is packaged in an 18-pin DIP for the highest possible density and is fabricated with Nchannel, Ion Implanted, Silicon-Gate technology - a technology providing excellent performance characteristics as well as improved protection against contamination.

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias -10°C to 80°C

Storage Temperature - -65°C to 150°C Voltage on Any Pin with

Respect to Ground -0.5V to +7 V

Power Dissipation 1.0W

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS T_A = 0°C to +70°C, V_{CC} = 5V ± 5% (Unless otherwise specified)

			2114-2 2114-3,2114 2114L-2 114-3,2114 2114L-3				
Symbol	Parameter	Min	Max	Min	Max	Unit	Conditions
[‡] L1	Input Load Current (All input pins)		10		10	μА	V _{IN} = 0 to 5.25V
ILO	I/O Leakage Current		10		10	μΑ	\overline{CS} = 2.0V, V _{I/O} = 0.4V to V _{CC} V _{CC} = 5.25V, I _{I/O} = 0 mA,
ICC1	Power Supply Current		95		65	mA	$V_{CC} = 5.25V$, $I_{I/O} = 0$ mA, $T_A = 25^{\circ}C$
ICC2	Power Supply Current		100		70	mΑ	$V_{CC} = 5.25V, I_{I/O} \div 0 \text{ mA}, $ $T_A = 0^{\circ}C$
VIL	Input Low Voltage	-0.5	0.8	-0.5	0.8	V	
VIH	Input High Voltage	2.0	Vcc	2.0	Vcc	V	
VOL	Output Low Voltage		0.4	!	0.4	V	I _{OL} = 3.2 mA
Vон	Output High Voltage	2.4	Vcc	2.4	Vcc	V	IOH = -1.0 mA

CAPACITANCE TA = 25°C, f = 1.0 MHz

Symbol	Test	Тур	Max	Units
CI/O CIN	Input/Output Capacitance Input Capacitance		5 5	pF pF

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS TA = 0°C to 70°C, VCC = 5V ±5% (Unless Otherwise Specified)

		2114-2,	2114L-2	2114-3	,2114L-3	2114	,2114L	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle								
tRC	Read Cycle Time	200		300	j i	450		пѕес
tA	Access Time		200		300		450	nsec
t _{CO}	Chip Select to Output Valid		70		100		120	nsec
t _{CX}	Chip Select to Output Enabled	20	İ	20	i	20		nsec
tOTD	Chip Deselect to Output Off	0	60	0	80	0	100	nsec
toha	Output Hold From Address Change	50		50		50		пѕес
Write Cycle		i]					
twc	Write Cycle Time	200		300		450		nsec
tAW	Address to Write Setup Time	0		0		0		nsec
t _W	Write Pulse Width	120		150		200		nsec
twn	Write Release Time	0		0		0		nsec
totw	Write to Output Off	0	60	0	80	0	100	nsec
t _{DW}	Data to Write Overlap	120		150		200		nsec
t _{DH}	Data Hold	0		0		0	i	nsec

A.C. Test Conditions


Output Load

..... 1TTL Gate and 100pF




TIMING DIAGRAMS

Read Cycle (1)



Write Cycle



NOTES:

- (i) WE is high for a Read Cycle
- $\textcircled{1} \ \, \text{tw} \ \, \text{is measured from the latter of } \ \, \overline{\text{CS}} \ \, \text{or } \ \, \overline{\text{WE}} \ \, \text{going low to the earlier of } \ \, \overline{\text{CS}} \ \, \text{or } \ \, \overline{\text{WE}} \ \, \text{going high.}$

DATA STORAGE


When \overline{WE} is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as \overline{WE} remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.

Data storage also cannot be affected by \overline{WE} ; Addresses, or the 1/O ports as long as \overline{CS} is high. Either \overline{CS} or \overline{WE} or both can prevent extraneous writing due to signal transitions.

Data within the array can only be changed during Write time - defined as the overlap of CS low and

 $\overline{\text{WE}}$ low. The addresses must be properly established during the entire Write time plus t_{WR} .

Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for tpW at the end of the Write time will be written into the addressed location.



PACKAGE DIAGRAM

