Radio-Electronics.

EXPERIMENT WITH A \$32 SOLID-STATE LASER

4-CHANNEL STEREO
Speaker Setups
Sansui Matrix

USING OP-AMPS 6 Circuits to try How they work

BUILD TRANSISTOR CURVE TRACER

IC KEY OPENS ELECTRONIC DOOR LOCK

R-E's APPLIANCE CLINIC


GERNSHACK

ELECTRONICS OU CR-Marine-St



SHINHEL I TOTAL

SZZETZ JNK BOLEZRS4 DECTZ 1



feedback, and to a limited degree, determines the output amplitude. The frequency is equal to ½πR2C1. The 47-pF capacitor between pins 8 and 6 provides the high-frequency compensation.

Working with solid-state circuits often calls for measuring very small signal levels. The circuit of Fig. 6 shows a 10-mV (.01-volt) full-scale ac millivoltmeter. Suitable attenuators can be used to change the measurement range. The use of input bootstrapping raises the input impedance to over one megohm. Resistor R1 has to be trimmed for full-scale deflection with 10-mV input. Accuracy is 2% and frequency range is within 3 dB to 150 kHz.

As another example of op-amp use in measuring circuits, that shown in Fig. 7 is a low-voltage-drop microammeter that will operate between 10-µA and 100 mA with an accuracy of 1% if a decent meter and accurate resistor values are used. Variation of accuracy with temperature is approximately .2% /°C.

The circuits shown are only a very small sampling of some of the unique uses of the op amp in test equipment. In future issues we will show you how to. make a two op-amp circuit that forms a multimeter with twelve voltage ranges from 0.001 volt full scale to 300 volts full scale, twelve current ranges from 1 μA full scale to 300 mA full scale. Battery powered (two conventional 9-volt transistor radio batteries), this multimeter will be the equal of one selling at many times its construction cost.

FIG. 7—DC MICROAMMETER measures as low

as 10 μ A full scale with very low voltage drop.

clean triangle waveform. Any op amp will do, and if a 709 is used, don't forget the compensation (see other schematics for typical values). No value is given for C1 so use a switched set of values that will produce a clean triangle wave output with the selected square-wave in-

Combined generator

If you want to build a combination square and triangle waveform generator, then use the circuit of Fig. 5. A1 and A2 form a bistable circuit generating square waves. A3 is an integrator that forms the triangle waves. Both the frequency and level of the signals can be controlled by the potentiometers.

Sine-wave generator

The op-amp sine-wave generator shown in Fig. 4 can drive 8- to 10-ohm loads and can provide up to 8 volts output. Harmonic distortion is typically less than 0.5% over the frequency range. The lamp provides automatic gain control, while R1 provides the necessary

NOW THAT YOU'VE COMPLETED THE construction of your DIGI-DYNA-CHECK (Radio-Electronics, May 1972), let's see how it can be used for both in- and outof-circuit testing of a wide variety of digital integrated circuits. By simulating actual operating conditions for the unit under test; the DIGI-DYNA-CHECK performs a functional check of an ic under truly dynamic conditions. Operating power is supplied (+5 volts at 1 amp, regulated), where necessary and logic levels are readily applied to the inputs of the IC under test. All input and output logic levels are monitored, simultaneously, with a bank of sixteen indicator lamps, a lighted lamp representing a 1 logic state. A lamp that is off is indicative of either a 0 logic state or an indeterminate condition that is possible when there is no connection at that test terminal.

Gates of all types can be put through their paces by checking the output levels that result from various combinations of input levels. Flip-flops, counters, and shift-registers are advanced through their various states either stepwise (manually), or continuously (automatically) at a frequency of approximately 50 kHz, a rate that can be easily observed with most commonly used oscilloscopes.

Before we get into the actual exam-

ples of test procedures that can be used with different types of digital IC's, let's take a closer look at the matrix switch to learn the how and why of its operation. Since it's the heart of the DIGI-DYNA-CHECK, a thorough understanding of its operation is necessary.

The matrix switch consists of twenty 10-position slide switches, each having, in addition to ten common positions, a neutral or "no connection" position. The first sixteen sliders are wired to correspondingly numbered pins of the DIP (Dual-Inline Plastic) test socket and to the inputs of sixteen lamp indicators. The remaining four sliders are brought out to four binding posts marked W, X, Y, and Z.


Each of the ten switch positions is wired, internally, in common, for all 20 switches, to the following functions. See Table I on next page

Looking at Table I, we see that any number of the sixteen IC contacts as well as binding posts W, X, Y, and Z can be connected to any of the six internally available functions by merely moving their corresponding matrix sliders to the positions representing the desired functions. Since all switches have their identically numbered positions wired in-common (bussed together), two or more sliders resting on the same numbered positions will result in their

IC terminals and/or binding posts being connected together. Sliders W through Z and positions A through D form a 4 × 4 matrix with their eight binding posts which, as we shall soon see, can be useful in connecting the test IC to the outside world-to a scope, external power supplies, resistors, capacitors, test leads, etc. When any or all of the sliders W through Z are in positions 1 through 6, the corresponding internal functions are available for external use. This can come in handy when checking external circuitry. Note that when sliders 1 through 16 are in positions A through D, the corresponding monitor lamp inputs are automatically connected to the external binding posts.

Thus, for example, with slider 1 in position A, and test leads plugged into binding post A and ground, lamp 1 can be used as a logic level test probe for checking relative logic levels on PC boards at locations other than at IC terminals.

The numbering system for DIP integrated circuits is illustrated below. Very often, there is some sort of mark, such as a dot or a number 1 at pin 1. However, even in cases where there is none, pin I will always be at the notched end of the IC package as shown in Fig. 1. The remaining pins are numbered counting counterclockwise.



.03Ω



POSITION	TABLE I WIRED TO
0	No connection (Neutral)
1	Ground (to provide circuit common and logical 0)
2	+ 5V, regulated (to provide circuit power and logical 1)
2 3 4 5	STEP (via manual stepping button)
4	STEP (complement of position 3)
5	INT CLOCK (internally available 50 kHz square-wave generator)
6 7	INT CLOCK (complement of position 5)
7	Binding post A
8	Binding post B
9	Binding post C
10	Binding post D




FIG. 1-FINDING PIN 1 of a dual-inline-package (DIP) IC is easy. Just look for the notch in one end as shown here.

In-circuit testing

To test IC's in-circuit plug the incircuit adapter cable into the test socket of the DIGI-DYNA-CHECK and connect the test clip at the other end of the cable to the IC to be checked. Be sure that the clip is properly oriented, i.e., with IC pin 1 connected to the 1 position of the clip. A ground connection must be made between the circuit being tested and the checker to provide a common reference point for the lamp monitors. This can be done either by moving the matrix slider corresponding to the ground lead of the IC under test (if this is known) to GND (position 1), or by connecting a clip lead between one of the ground posts in the checker and a ground or common point on the board containing the IC being tested.

If the IC being checked is operating under its own power supply, the logic levels existing at all of its terminals will be displayed by the indicators directly. If the circuit is not self-powered, power can be supplied from the DIGI-DYNA-CHECK to the Vec terminal of the IC via the matrix switch. Since up to 1 amp is available, the checker's power supply can "fire-up" a board containing many IC's; most digital IC's draw only a few milliamps each. However, current drain for most integrated circuits is dependent upon the output states and how often these states are changing-frequency. This happens because many gates draw extra current while changing state. Most manufacturers specify a maximum current consumption, and their literature should be consulted when in doubt

One more word of CAUTION about using the internal +5 V supply for powering integrated circuits. The internal supply can only be used with IC's that are designed to operate at +5 volts. RTL (Resistor-Transistor Logic) circuits, for instance, require 3.6 volts and

can be damaged if connected to 5 volts. RTL units operating from their own power supply or from an external power source of the proper voltage can, nevertheless, be checked with the DIGI-DYNA-CHECK via the lamp monitors because their logic threshold region is within the threshold region of the lamp-driver circuits. A knowledge of what the logic states at the IC's terminals should be for a given circuit may be obtained from the spec sheets for the units under test.

It is possible, during in-circuit testing, to connect any of the internally available functions to the circuit under test. Thus, you can connect the STEP or CLOCK function to the input of a shift register, or a counter, or a flip-flop, and carry it through its paces under control of the DIGI-DYNA-CHECK. You can connect up to four IC terminals simultaneously (via positions A through D), to external components, or to a scope for monitoring input and output relation-

Out-of-circuit testing

Out-of-circuit IC testing is performed much the same way as is done with a tube tester. The unit to be tested is plugged directly into the test socket, suitable input parameters are set (in the present case, via the matrix switch), and the result is read out on the front panel. In our case, we do not merely get a GOOD-?-BAD reading as with a tube tester, but rather, we obtain a lot more information about the IC under test. We are able to monitor all input and output logic levels simultaneously, and to compare them with each other and with expected levels based upon either a prior knowledge of the normal mode of operation of the logic type involved, (gate, counter, flip-flop, shift register, etc.) or from literature describing the specific unit being tested in which the normal input/output relationships are given. This latter type of data is generally contained in a TRUTH TABLE. This table indicates what the outputs should look like when certain combinations of input levels are present as well as what changes should occur when changes are made in the input levels.

Gates are the most basic logic sys-

tems. They can have, generally, either of two output states: a high or 1 level and a low or 0 level. The level or state that is present at the output of a particular gate depends upon the condition of the input(s) to the gate. The simplest gate, the INVERTER, or NOT gate always has an output state that is the opposite of its input (it has only one output and one input); a 1 at its input results in a 0 at its output, and vice versa.

Let's briefly look at truth tables for some of the more common types of logic building blocks (basic logic circuit types). The following table is a combined truth table for two-input NAND, AND, NOR, OR, and EXCLUSIVE-OR gates:

INPUTS			0	UTI	PUTS	
Α	В	NAND	AND	OR	NOR	EXCL-OR
0	0	1	0	0	1	0
0	1	1	0	1	0	1
1	0	1	0	1	0	1
1	1	0	1	1	0	0

Some generalizations may be made:

• For the first four types of gates, the output is at one condition for all input combinations except one.


• The NAND outputs are the opposite or inverse of the AND outputs for a given set of input conditions.

• The NOR outputs are the opposite or inverse of the OR outputs for a given set of input conditions.

 The EXCLUSIVE-OR gate is at one state if both inputs are identical and in the opposite state if the inputs are different. This property of the EXCLUSIVE-OR gate makes it useful as a digital comparator-for comparing two digital quantities or two digital states with each

Similar truth tables and general observations can be made for gates containing more than two inputs; the number of input combinations, of course, increases with the number of inputs in-

Flip-flops represent the next most complex systems in digital circuitry. One widely used type is known as the J-K flip-flop. Unlike simple gates discussed above which have no memory, flip-flops remain in a given state even after the input conditions that put it into that state have been removed. Flip-flops often have two complementary outputs known as Q and not-Q (written Q). A J-K flip-flop has a "clock" input that serves as the trigger for the device. Output states are made to change by applying a pulse at the clock terminal. The states assumed by the Q and \overline{Q} outputs depend upon the levels present at the J and K inputs immediately preceeding the clock pulse as well as the states of the Q and \overline{Q} outputs at that time. The normal transitions are summarized in the next table.



Now we're ready to apply what

we've learned about the basic digital

logic building blocks to checking digital

IC's with the DIGI-DYNA-CHECK. We will

select several IC's and carry them

through their tests. The following table

lists some of the more commonly used

TTL (Transistor-Transistor Logic) in-

tegrated circuits with their internal ter-

minal connections. We will look at sev-

eral units listed in the table in order of

increasing complexity, including an IN-

VERTER, NAND, NAND with open-col-

lector outputs, J-K flip-flop, and, fi-

TABLE II

logical "1"

logical "1"

logical "1"

logical "1"

Remarks

Inputs to gate 1 at

Inputs to gate 2 at

Inputs to gate 3 at

Inputs to gate 4 at

Power supply to the IC

nally, a decade counter.

GND


+5 V

+5V

Pin No. Set to

1, 2

SN7404



SCHEMATIC (EACH INVERTER)

FIG. 2-THE SN7404. Basing diagram is at the top. Schematic of each inverter is also shown. There are six in this IC.

SN7404: Hex inverter

This 14-pin IC contains six separate inverters with their inputs and outputs wired as shown in the table below and in Fig. 2. Plug it into the test socket making certain that it is properly oriented, with its pin 1 in hole 1 of the socket. Connect pin 7 to GND and pin 14 to +5 V by moving matrix sliders corresponding to these pins to the positions indicated. This will provide operating power to the IC. Now set the sliders for terminals 1, 3, 5, 9, 11, and 13 (the six inputs) to +5 V (logical 1) and note the conditions of the lamps. All lamps corresponding to terminals that are connected to +5 V should be on (1) whereas all lamps corresponding to output terminals (2, 4, 6, 8, 10, and 12) should be off (0); we have already seen, in our discussion of gates, that IN-VERTER outputs should maintain states that are the inverse of their inputs. Try other combinations of input states and note that, if the IC is operating properly, all outputs will be the inverse of their respective inputs.

Thus, we can check the entire integrated circuit at the same time . . . all six inverters, simultaneously.

SN7400: Quad two-input nand gates

This IC contains four two-input NAND gates on a single chip. Here again, we will perform tests on all parts of the unit simultaneously. Plug the circuit into the test socket, properly oriented. The truth table for each of the four NAND gates is as was given earlier. Make the initial settings as per Table II at the left.

All input lamps should be at logical 1 (on) and all outputs should be at logical 0 (see truth table for a NAND gate).

Now change the settings for the in-

NUMBER/TYPE							P	IN NU	MBER	S							
HOMBERTINE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
SN7400-QUAD 2-IN	IN	IN	OUT	IN	IN	OUT	GND	OUT	IN	IN	OUT	IN	IN	VCC			SN7400
NAND GATE	1A	1B	1	2A	2B	2		3	3A	3B	4	4A	4B	1			
SN7401-QUAD 2-IN	OUT	IN	IN	OUT	IN	IN	GND	IN	IN	OUT	IN	IN	OUT	VCC			SN7401
NAND-O/C GATE	1	1A	1B	2	2A	2B		3A	3B	3	4A	4B	4				0117404
SN7404-HEX INVERT	IN	OUT	IN	OUT	IN	OUT	GND	OUT	IN	OUT	IN	OUT	IN	VCC		_	SN7404
GATES	1	1	2	2	3	3		4	4	5	5	6	6				0117400
SN7430-8-IN NAND	IN	IN	IN	IN	IN	IN	GND	OUT	N/C	N/C	IN	IN	N/C	VCC			SN7430
GATE	A	В	C	D	E	F					G	H				1100	017440
SN7442-4 TO 10	OUT	OUT	OUT	OUT	OUT	OUT	OUT	GND	OUT	OUT	OUT	IN	IN	IN	IN	VCC	SN7442
BCD DECODER	0	1	2	3	4	5	6		7	8	9	D	С	В	_A_		0117470
SN7473 DUAL J-K	CLK	CLR	K	VCC	CLK	CLR	J	NQ	Q	K	GND	Q	NQ	J			SN7473
M-S FLIP-FLOPS	1	1	1		2	2	2	2	2	2		1	1	1	0.00		SN7474
SN7474-DUAL D-EDG	CLR	D	CLK	PRE	Q	NQ	GND	NQ	Q	PRE	CLK	D	CLR	VCC	-		SN1414
TRIG FLIP-FLOPS	1	1	1	1.	1	1	25	2	2	2	2	2	2	1100	3.9		SN7480
SN7480-GATED FULL	B*	В	C	NC	SUM	NSUM	GND	A	Α	A*	Α	В	В	VCC			SN/400
ADDER		С	n	n+1				1	2		С	1	2	1100		-	SN7486
SN7486-QUAD 2-IN	IN	IN	OUT	IN	IN		GND		IN	IN	OUT	IN	IN	VCC			3117400
EXCL-OR GATES	1A	1B	1	2A	2B	2		3	3A	3B	4	4A	4B	15.1			SN7490
SN7490-DEC CNTR-	IN	RST	RST	N/C	VCC	RST	RST	OUT	OUT	GND	OUT	OUT	N/C	IN			311/430
DIV BY 2+5	B-D	0-1	0-2			9-1	9-2	С	В		D	A	_	A	-		SN7491
SN7491-8 BIT SHIFT	N/C	N/C	N/C	N/C	VCC	N/C	N/C	N/C	N	GND	IN	IN	Q	NQ			3147431
REGISTER	4								CP		В	A	11.10	INI			SN7492
SN7492-DIV 12-CNTR	IN	N/C	N/C	N/C	VCC	RST	RST	OUT		GND	OUT		N/C	IN			0141492
DIV BY 2+6	B-C	7-15-11	1			01	0-2	D	C		В	A		Α		7 - B	

IN-INPUT OUT-OUTPUT GND-GROUND

CLK-CLOCK CLR-CLEAR Q-FLIP FLOP OUTPUT PRE-PRESET INPUT N/C-NO CONNECTION RST-RESET

puts to correspond to the other input combinations shown in the truth table for a NAND gate to see if the outputs conform to those given.

SN7401: Quad two-input nand gates with open collectors

Testing of these NAND gates is similar to that procedure already discussed above for the SN7400, except that these gates have open-collector outputs and require the addition of "pull-up" resistors to drive the indicator lamps. Pullup resistors are normally connected between the outputs and +5 V. This is done in the DIGI-DYNA-CHECK as follows:

Move slider W to +5 V to bring +5 volts out to binding post W. Now, connect pins 1, 4, 10, and 13 (the NAND gate outputs) to binding posts A through D, respectively, via their matrix sliders. You can now connect the required resistors (approx. 1000 to 4000 ohms).

Connect Vcc and ground and set the inputs as before (for the SN7400) observing the proper terminal connections for the SN7401, and carry the gates through their various input combinations as before.

SN7473: Dual J-K flip-flops

This integrated circuit contains two complete J-K flip-flops in a single package. For the sake of simplicity, and since both flip-flops operate identically, we will only go through the tests for one of them. After the IC has been properly inserted into the test socket, connect pin 4 to +5 V and pin 11 to GND to supply operating power to the circuit. Let's go through a manual test, first. Set pin 1 (CLOCK input) to the STEP position and pins 14 (J-input) and 3 (K-input) to one of the combinations shown in the truth table for a J-K flip-flop. Momentarily connect pin 2 (CLEAR) to GND and then to +5 V and leave it there. This is done to clear it, i.e., bring it to an initial state. Enter a "clock" pulse, manually, by depressing the STEP button one time only and releasing it. The outputs, Q and \vec{Q} , should react according to that which is given in the truth table for the particular combination of J and K inputs that you have entered. Clear the flip-flop again by momentarily grounding the CLEAR input (pin 2) and returning it to +5 V. Set the J and K inputs (pins 14 and 3, respectively) to a different combination of logic states and then enter a clock pulse. Check the result once again and compare it with the truth table. Try the other two J-K combinations, referring, again, to the table. You can also try entering several clock pulses for the 1, 1 combination of J-K inputs. The outputs should oscillate back and forth between two states. The second flip-flop in this IC can be checked out in a similar manner, either separately, or simultaneously with the first one, as above.


To operate the flip-flops automatically, at a rate of 50 kHz. for monitoring input/output relationships with a scope, use the INT CLOCK setting instead of the STEP setting for the clock input. Set the matrix sliders corresponding to the output terminals of interest to positions A through D and move the sliders W through Z to the same positions as the input terminals of interest and connect the scope to the binding posts. For every two clock pulses, you should see one square-wave pulse at either of the two outputs. The two outputs (Q and \overline{Q}) should be 180° out of phase. A flip-flop is, thus a divide-by-two device.


The SN7490 contains four flip-


flops that are internally wired to form separate divide-by-two and divide-byfive counters. These can be operated either separately with their own individual inputs and outputs, or they can be wired, externally, together as a single divide-by-ten (decade) counter by connecting the output terminal of the divide-by-two section to the input terminal of the divide-by-five section and using input A (to the first flip-flop) as the decade input. When it is operated in this mode, the outputs are in BCD code; the four outputs have the values:


		_		Contract of the last of the la	1
Output:	Α	В	C	D	
Value:	20	21	22	23	
	(1)	(2)	(4)	(8)	

SN7492









NC -NO CONNECTION A & B-INPUTS Y-OUTPUTS Σ and $\overline{\Sigma}$ —— SUM OUTPUTS

when you set up your IC tester to check ou

ALL IC'S IN DUAL-IN-LINE PACKS TOP VIEWS SHOWN

BASING OF ALL IC's listed in the table on the preceding page. You'll want these diagrams handy

A* AND B*-Alternate inputs

Thus the BCD-coded output of the decade counter is represented by the following conditions of the four flipflop outputs:

lumber	A	В	C	D
0	0	. 0	0	0
1	1	0	0	0
2	0	1	0	0
2 3	1	1	0	0
4	ò	0	1	0
5	1	0	1	0
6	0	1	1	0
6	1	1	1	0
8	0	0	0	1
9	1	0	0	1

When the unit has counted ten input pulses, it automatically resets itself to zero and starts again. Let's now see how this IC is tested with DIGI-DYNA-CHECK.

1. As separate +2 and +5 counters-

Make the following initial settings:

Pin No	Set to	Remarks					
10 GND 5 +5 V		To supply power to the IC					
2 3 6 7	GND GND GND GND	This deactivates the re- set inputs to permit the flip-flops to function					
14	STEP	Input to the ÷ 2 counter Input to the ÷ 5 counter					

Momentarily move the sliders corresponding to pins 2, 3, 6, and 7 to +5 V, simultaneously, and then back to GND. This resets both counters to zero and allows input pulses to be counted. All output lamps should now be off (logical0). Depress the STEP button and release it to enter a single count pulse to both sections. Repeat this four more times, comparing the output logic states with those

Input Pulses								
Lamp No	1st	2nd	3rd	4th	5th	Remarks		
12 (Output A)	1	0	1	0	1 ,	÷ 2 counte		
9 (Output B)	1	0	1	0	0			
8 (Output C)	0	1	1	0	0 >	÷ 5 counte		
11 (Output D)	0	0	0	1	0)			

shown in the table above:

2. As a single ÷10 (decade) counter-

Make the following changes in the matrix switch settings:

	A STATE OF THE PARTY OF THE PAR	
Move Pin No	to Position	
1	A	
12	A	

Remarks

This disconnects input of the ÷5 unit from STEP and connects a jumper (bus A) between the ÷2 output and ÷5 input.

Reset all counters as described above and then enter ten pulses, noting whether the outputs correspond to the 0 thru 9 BCD code given earlier. Here again, as in our earlier discussion involving the flip-flop tests, the use of the automatic INTERNAL CLOCK function instead of the manual STEP function permits you to use a scope to monitor input/output logic states and waveforms.

Checking current drain IC

It's a simple matter, with the DIGI-DYNA-CHECK, to route +5 volts to the Vcc terminal of an IC, indirectly, via a pair of binding posts. An ammeter connected to the posts will then be in series with the power supply to the circuit and will indicate current drain. This is accomplished by moving one of the sliders $\hat{\mathbf{W}}$ through \mathbf{Z} to +5 V, thus bringing +5 volts out to a binding post. Moving the slider corresponding to the IC's Vec terminal to one of the positions A through D will bring it out to a binding

post. Current drain can be monitored continuously while performing other tests on the IC.

We have seen that there are many ways in which the DIGI-DYNA-CHECK can be used to test digital ICs. A complete description of all of its uses is beyond the scope of this article. The use of a matrix switch together with the input/output binding posts makes the checker almost universal. Any IC terminal can be connected to any function, either internally or externally. Where needed, special adapters can be made to accommodate package types other than 14- and 16-pin DIPs. Thus, you might say that the DIGI-DYNA-CHECK is as close to obsolete-proof as you can get!

The multitude of ways in which this tester can be applied to digital IC testing is limited only by your imagina-

Many readers have already asked "Where do I buy parts to build my own Digital IC Tester, as described in the May 1972 issue?" The answer to that query was supposed to have appeared at the end of the parts list last month. As you must know by now, it did not. Therefore, we are presenting here, the listing that was omitted last issue:

The following kits of parts are available from The Electronetics Co. Inc., P.O. Box 278, Cranbury, N.J. 08512.

DDC-1 consisting of Q1 thru Q36; D1 thru D5; bridge rectifier; IC1; matrix switch and DIP test clip: \$54.50, including postage and insur-

DDC-2 consisting of a manual listing pin connections for many popular integrated circuits, useful for programming the DIGI-DYNA-CHECK: \$2.00 including postage.

cb radio call light

CB transceivers are often installed on motorcycles, sports cars, snowmobiles and in countless other noisy locations. The high noise level may cause an operator to miss an incoming call. An article in Electron magazine (Toronto, Ont.) shows how a call light can be added to indicate that a signal is being received.

The circuit in Fig. 1 can be added to receivers that produce a negative-going voltage at the squelch output when a signal comes on the air. The lamp turn-on voltage depends on the setting of the squelch control. The indicator circuit can also be driven by the emitter voltage of an rf transistor if this voltage swings negative on an incoming signal. With this arrangement, the lamp comes on with a S4-S6 signal. The circuit in Fig. 2 can be used in sets where an incoming signal develops a positive-going voltage.

