NEW COLOR TV CIRCUITS FOR 1975

75¢ ■ DEC. 1974

Radio-Electronics

THE MAGAZINE FOR NEW IDEAS IN ELECTRONICS

REMOTE CONTROL FOR COLOR TV
Digital Circuits Do The Job

NEW CONCEPTS IN FM Tuner Design

SLOTTED-MASK PICTURE TUBES For Best Color

SEE HOW THEY WORK MOS IC Shift Registers

DESIGNING FEEDBACK CIRCUITS For Transistor Amplifiers

A GERNSBACK PUBLICATION

40 PROJECTS

Using COSMOS Digital IC's

Here are 9 more COSMOS projects for you to look over. By building these simple circuits yourself, you can learn about COSMOS solid-state technology. The projects are also useful as well as educational.

by R. M. MARSTON

IN THE FIRST THREE PARTS OF THIS SERIES we looked at the basic operating principles of COSMOS digital IC's, and went on to explore a variety of ways of using the CD4001 quad 2-input NOR gate logic, inverter, gate and multivibrator applications. In this fourth part of the series we look at ways of using the CD4001 in lamp flasher, time-delay, oscillator and alarm projects.

Lamp-flasher circuits

Figure 32 shows how one half of a CD4001 IC can be used in conjunction with a couple of transistors to make a simple lamp-flasher circuit that drives a low-power lamp on and off for equal periods at a rate of roughly 1.5 seconds per cycle.

Here, one half of the CD4001 is wired as a gated astable multivrator, with its output feeding to the lamp via Q1 and Q2. When S1 is open, the astable circuit is disabled and its output is high, so zero base drive is applied to Q1, which is thus cut off: Since Q1 is cut off, zero base drive is applied to Q2, which is also cut off: There is no current flow in lamp LP1 under this condition. Note that the circuit draws virtually zero current in this state, so the supply does not need to be disconnected when the circuit is in this 'standby' mode.

When S1 is closed, the astable circuit is enabled, and its output switches alternately between zero and the full positive supply voltage at a rate of roughly 1.5 seconds per cycle. When the output is high, Q1—Q2 and the lamp are off. When the output is low, Q1—Q2 and the lamp are driven fully on. Thus, the lamp flashes on and off once every 1.5 seconds. The flashing rate is proportional to the R1 value, so the period can be increased to 15 seconds per cycle by simply increasing the R1 value to 10 megohms. The R1 value can in fact be varied from a few thousand ohms to thousands of megohms, to give any required flashing period.

This lamp-flasher circuit has a duty cycle or mark-space ratio of approximately 1:1, so the lamp turns on and off for approximately equal times.

Figure 33 shows how the circuit can be modified to give a programmed duty cycle so that, for example, the lamp turns on for a single period of only 0.75 seconds in each 8.25 second cycle, thus giving a 1:10 duty cycle and giving considerable current economy as an emergency lamp flasher. The ON time of the lamp is controlled by R1 and D1, and is fixed at about 0.75 seconds, but the OFF time is controlled by R2 and D2, and can be varied over a wide range. When R2 is given a value of 1 megohm, the lamp has an OFF time of 0.75 seconds, and when R2 has a value of 10 megohms, the OFF time is about 7.5 seconds. The value



FIG. 32—SIMPLE LAMP FLASHER. One IC and a couple of transistors are the active components.



FIG. 33—PROGRAMMED-DUTY-CYCLE lamp flasher.



FIG. 34—AUTO-TURN-OFF RELAY time switch.



FIG. 35—DELAYED-TURN-ON relay time switch.



FIG. 36—CODE PRACTICE OSCILLATOR.

of R2 can be varied from a few thousand ohms to thousands of megohms, as required, to give any desired OFF time.

Note that the circuits in Figs. 32 and 33 are both designed to work from a 12-volt supply, and that lamp LP1 can be any 12-volt type with a current rating up to 200 mA. Lamps with higher current ratings can be used if a suitably rated power transistor is used for Q2.

Time-delay circuits

COSMOS digital IC's are ideally suited for use in relay-driving time-delay applications, since they draw virtually zero standby current and have near-infinite input impedances. Figure 34 shows the practical circuit of a COSMOS auto-turn-off relay time switch, in which the relay turns on as soon as START button S1 is momentarily closed, but turns off again automatically after a pre-set period. The delay period can readily be varied from a fraction of a second to about fifteen minutes by selecting the value of C1.

The operation of the circuit is quite simple. One half of the IC is wired as a gated monostable multivibrator, with its output feeding to the relay via Q1. When the circuit is in its quiescent state, the output of the monostable is low, so zero base drive is applied to Q1, and Q1 and the relay are off. The circuit draws virtually zero current under this condition. When S1 is momentarily closed, the monostable fires, and its output goes high and drives Q1 and the relay fully on: After a pre-set period, the monostable completes its period and its output automatically goes low again, so Q1 and the relay turn off and the circuit current falls to near-zero again.

The circuit gives a period of roughly 1 second per μF of C1 value. Thus, if C1 has a value of 10 μF, the delay is 10 seconds, and if C1 has a value of 1000 μF, the delay is in excess of 15 minutes.

Figure 35 shows how one of the four gates of a CD4001 IC can be used to make a delayed-turn-on relay time switch, in which the relay does not turn on until a pre-set time after S1 is closed. Note that the gate is connected as a simple inverter. Circuit operation is as follows.

When S1 is first closed, C1 is fully discharged, so at this moment the R1—R2 junction is effectively shorted to ground. Consequently, the output of the inverter-connected gate is at full positive supply voltage under this condition, and Q1 and the relay are cut off. Shortly after S1 closes, C1 starts to charge up via R1, and an exponential rising voltage is applied to the input of the gate.

Eventually, after a pre-set period, this voltage rises to the transfer voltage value of the gate, and at this point the output of the gate switches into the low or grounded state and drives Q1 and the relay on. The relay then remains on until S1 is opened again, at which point C1 discharges rapidly via R2 and built-in input protection diode D1 (see Fig. 7-b in the September 1974 issue) of the gate. The operating sequence is then complete.

Precise delay period circuit depends on the values of R1 and C1, and on the value of transfer voltage of the particular CD4001 IC that is used. When R1 is 2.2 megohms, as in the diagram, a delay of roughly 1 second is available per μF of C1. A delay or roughly 10 seconds can thus be obtained by giving C1 a value of 10 μF, and a delay in excess of 15 minutes can be obtained by giving C1 a value of 1000 μF.

Note that the circuits of both Figs. 34 and 35 are designed to operate from 12-volt supplies, and that the relays used can be any 12 volt types having coil resistances of 180 ohms or greater.

Finally, note that the timing capacitors (C1) used in these two circuits must have leakage impedances greater than 5 megohms if the circuits are to operate correctly.

Oscillator and alarm generator

The CD4001 IC can be used in a variety of audible-output oscillator and alarm-call generator circuits. Figure 36, for example, shows how the IC can be used as an efficient Morse-code practice oscillator. Here, gates 1 and 2 are wired as a variable-frequency gated astable multivibrator, which can be turned on and off via the Morse key. The output of the astable is taken to a set of high-impedance phones via gate 3, which is connected as a simple inverter. R4 resistor is a volume control.

Normally, when the key is open, the oscillator is disabled and the output of gate 3 is at ground potential, so virtually zero current flows through the circuit under this condition. In fact, the standby current is typically of the order of .004 μA, which is less than the normal leakage current of a supply battery, so there is no need to wire an ON-OFF switch into the supply leads.

When the key is closed, the astable circuit is enabled, and a square-wave sig-



FIG. 37—LOW-POWER ALARM GENERATOR operates at 800 Hz.



FIG. 38—MEDIUM-POWER (0.25W to 11.25W) alarm generator.



FIG. 39—HIGH POWER (18W) alarm generator.



FIG. 40—PULSED LOW-POWER alarm generator.

nal is applied to the phones via R4. The frequency of oscillation can be varied between 300 Hz and 3 kHz via R1, which acts as a TONE control, and the peak amplitude of the phones signal can be varied between zero and the full supply voltage via R4. Note that a short circuit can be placed directly across the output of the device without causing damage to the I.C. The circuit can operate from any supply in the range of 5 to 15 volts.

Figure 37 shows how the CD4001 can be connected for use as a low-level fixed-frequency alarm-call generator circuit. Here, gates 1 and 2 are wired as a gated astable multivibrator that operates at approximately 800 Hz, and the output of the astable is connected to switching transistor Q1 via R3. Q1 uses the speaker and limiting resistor R_x as its collector load.

The action of the circuit is such that Q1 is driven alternately on and off at a frequency of 800 Hz when S1 is closed, so drive current is pulsed into the speaker under this condition. The speaker and limiting resistor R_x should have a total series resistance of 100 ohms. The available acoustic output power of the circuit depends on the value of supply voltage used, and on the impedance of the speaker. Using a 9-volt supply, the mean output current is fixed at about 40 mA, so the output power to a 15-ohm speaker is about 25 mW, and to a 100-ohm speaker is about 160 mW.

The output power of the circuit can be boosted to a higher level by modifying the design as shown in Fig. 38. Here, the output of Q1 is used to provide base current drive to output power transistors Q2, which uses the speaker as its collector load. The speaker can have any impedance in the range 5 to 25 ohms, and the supply can have any voltage in the range 5 to 15 volts. The actual output power of the circuit depends on the combination of supply voltage and speaker impedance that is used, and ranges from 250 mW when a 25-ohm speaker is used with a 5-volt supply, to 11.25 watts when a 5-ohm speaker is used with a 15-volt supply.

The output power can be boosted to about 18 watts by further modifying the circuit as shown in Fig. 39. Here, transistors Q2 and Q3 are super-alpha connected to give high gain, and the circuit is designed to operate from a fixed 15-volt supply and to use a 3-ohm speaker.

Note that protection diodes are wired across the speakers in Figs. 38 and 39. These diodes are used to prevent the collector voltages of the output transistors from swinging above the supply voltage as the inductive speaker loads are pulsed with current. The diodes must have current ratings of at least 1 amp in the Fig. 38 circuit, and of at least 3 amps in the circuit in Fig. 39. Also note that the Fig. 38 circuit passes a typical standby current of about 10 μA, and the Fig. 39 circuit passes a standby current of about 30 μA, due to the leakage currents of the transistors used.

The three alarm-generator circuits that we have looked at so far each produce a fixed or monotone output which is, by definition, monotonous to listen to. A more attractive and attention-catching sound is made by the basic pulsed low-power alarm generator circuit of Fig. 40.

Here, gates 1 and 2 are wired as a fixed-frequency astable multivibrator that operates at a frequency of about 6 Hz, and gates 3 and 4 are wired as a gated 800-Hz fixed-frequency oscillator. The 800-Hz oscillator is gated on and off via the 6-Hz oscillator, and its output feeds to the speaker via Q1 and R_x. The circuit can be operated from any supply in the range 5 to15 volts, and can be turned on and off via switch S1.

In this fourth part of the series, we have looked at different ways of using the CD4001 in lamp flasher, time-delay, oscillator and alarm projects.

Next month we will conclude the alarm projects and show you different electronic alarm control circuits. **R-E**

HOW IT WORKS
IC MOS shift registers

Do you know what a MOS shift register is? Do you know how it works? Here are the answers plus how to interface them with other logic families and different applications

by DON LANCASTER

A SHIFT REGISTER IS A DIGITAL DATA STORage device. The data can be the letters to be displayed on a TV screen, numbers in a computer or calculator, intermediate values in a digital filter, or part of an elaborate code or sequence. Shift registers are made up of individual *stages*. Each stage can store one *bit* of information, called a binary **1** or a **0**, and usually corresponding to a "yes" or "no" or else perhaps a "present" or "absent" command. Four bits together can represent a decimal number, while six bits together can handle one ASCII character, and so on. In a shift register, the contents can be moved or *shifted* so that the contained information is marched one and only one stage at a time through the device. The shifting process is called *clocking* and one or more clocks are involved in completing the shifting operation.

Figure 1 shows how we might make a shift register out of either a JK or type-D flip-flop. While TTL (Transistor-Transistor logic) devices are shown, we could use any logic family we like. Input data corresponding to a "1" or "0" is presented to the first stage. When the system is clocked, the first bit of data is *entered* and then stored in the *first* stage. On the second clocking, the contents of the first stage get passed on to the second, and the first stage then accepts a new bit of information from the input. The next clocking passes the output of stage 2 on to stage 3, and the output of stage 1 on to stage 2. Finally, stage 1 accepts a new bit of input information.

One more clocking *fills* the register in Fig. 1 as it is only four bits long, and all four stages now have information in them. If we do no more clocking, the register will *keep* the information we sent it. Four more clocking pulses and we can march the data out and use it somewhere else.

So what good is a shift register? We can use it to *store* information. It is a digital *memory*. We can use it to *delay* information. We can use it to *format* information, either in a *buffer* mode where the enter and readout clock rates may be different, or in a *variable-access* mode where we can enter and leave individual stages with data. With certain types of shift registers, we can convert *serial* data to *parallel* form or parallel data (all at once) to serial (one at a time in sequence) form. We can also build counters and sequencers with shift registers. Two popular types are called the *walking ring* computer and the *pseudo random sequence* generator.

Organization

The *organization* of a shift register is decided by how many stages it has and how you can get at the individual stages.

A serial-in-serial-out register gives you the input only to the first stage and the final output of the last stage. it is sometimes called a *serial* register or a SISO (Serial-in-Serial-Out) register. There is no intermediate access.

A SIPO register gives you the outputs of all stages including the last one. The eight-bit 74164 is a typical TTL example. A parallel-in-serial-out or PISO register lets you simultaneously load all the stages but then marches the contents out as a serial-bit string. The TTL 74165 is an eight-bit example of this type.

The most versatile type of shift register would be a PIPO (Parallel-In-Parallel-out) version. Here, you could load data either serially one bit at a time or "broadside" parallel. You could also get all the data out either in broadside parallel all-at-once form, or one bit at a time in serial form. The 74195 is a four-bit TTL package that does this.

You might think that since you could use the PIPO register for everything else anyway that it would be the only way to go. The problem is that you can easily put 2048 shift register stages on a single small chip of silicon. For a 2048-bit PIPO register, you'd need a minimum of 4099 leads for inputs, outputs, clocks, and power supplies. This is a most unwieldy package to say the least, even if we don't worry about the extra circuitry needed for each parallel input. Now the same register can be done SISO in as little as 5 leads.

So, for *short* shift register applications, we have a choice of the four formats. For *long* shift register uses, the only economical way to go is the SISO route. We'll consider everything longer than 24 bits a *long* shift register here. This is often a changeover point. 24 bits or less and you usually use the more flexible and faster TTL registers, often at four or eight stages per package. Above 25 bits, you go to the long serial MOS registers and pick up as many as 2048 bits of storage in a single package.

The majority of registers shift only towards the output and are called *shift right* registers. A very few can also shift back towards the input and are called *bidirectional* or *shift-right-shift-left* devices. These are expensive and not normally available in long lengths. One trick you can do with a *recirculating* register (more on this in a bit) is clock it rapidly ahead one stage less than its length, making it *appear* to back up one, rather than go forward *all but one* of its stages.

Two more things may enter into our register organization. We may have more than one shift register in a single package. One, two, and six registers per package are common. Usually, they have common clocking, but not always. For instance, the Signetics 2518 is a hex 32-bit shift register; the 2519 is a hex 40-bit version. Both have common clocking and a common enter/recirculate control.

You often use several shift registers in parallel. For instance, you might use four shift registers to individually handle each bit of a four-bit BCD or binary-coded-decimal digit. Thus each clocking of the register array gets you a whole new decimal number, rather than only ¼ of it The four bits is sometimes called a *word* and sometimes a *byte*. Likewise, an alphanumeric character can be represented by a six bit ASCII character code. Here, we use six registers at once to give us one whole new character on each clocking. Of course, we have to make sure all the registers get clocked exactly alike, for if they didn't, all the data bits would be hopelessly scrambled. This is usually very easy to prevent.

A final feature of a shift register's organization is its *recirculatibility*. Sometimes we might like to look at the contents of a shift register a bit at a time, and then *return* the information back into the same relative slots in the shift register for later use. This is called *recirculation*. Some sort of switching or selection must be provided if you are sometimes going to *enter* new data as opposed to recirculating old data. Some of the long MOS shift registers have an *internal* recirculate logic and are normally used if you need recirculation. We'll see in a minute that recirculation is essential for the *dynamic* registers if you are going to keep the data more than a fraction of a second. Figure 2 shows the logic needed to add an external recirculate to a shift register.

Long MOS shift registers

There's an incredible variety of long shift registers available using several different MOS (Metal-Oxide-Semiconductor)



FIG. 1-a—A SHIFT REGISTER USING JK flip flops is shown. The clocking pulses are derived from the circuitry inside the dotted line.

(*a*) USING "JK" FLIP FLOPS



FIG. 1-b—A SHIFT REGISTER USING type D flip flops. The clocking pulses are derived from the circuitry inside the dotted lines.

(*b*) USING "D" FLIP FLOPS

technologies. These range from small 16- and 21-bit versions up to 2048-bit ones in a single package. A brief and more or less random listing is given in Table I, while some of the more prominent manufacturers are listed in Table II. The typical single-unit price varies from around $3 to around $15 per unit and typically runs well under a penny per bit for the longer versions. Some of these have shown up surplus (see back ads of **Radio-Electronics)** for as little as a quarter each for manufacturers seconds. Some of the seconds we tested from the back ads run around a 45% "completely useful" yield. All of these devices are serial-in-serial-out. Typical maximum frequency of operation is 2 or 3 megahertz, although you get much better behavior at a 500 kHz or so rate.

Before you can use any long MOS shift register, you have to ask the following questions:

1. Is the register *static* or *dynamic?*
2. How do you *interface* it with TTL or other logic?
3. What kind of *clock* signals are needed and how many of them?
4. Can it recirculate by itself?
5. Does it have write or read *enables* that lets you combine it with more registers?

Let's take a look at these important concepts in a bit more detail.

Static versus dynamic

Figure 3 shows three different types of shift registers. Our registers of Figs. 1 and 3-a used two flip-flops for storage. They will keep data so long as we apply supply power and are called *static* registers, or sometimes *fully static* registers.

Transformation of information in *any* shift register *has* to be a *two-stage* process or a *two-phase* process. On the beginning of a shift, information is transferred into some form of temporary storage. At the completion of a shift, the information is then sent to a *final* storage. In the case of Fig. 1-a, we have a master (temporary) and a slave (final) storage *within* each JK flip-flop's logic block. The reason for the *necessity* of *two* storage phases per shift is simple—try it with only one, and you get a wild, unchecked race through several stages instead of an orderly progression of one and only one complete stage per clocking.

We don't need a full flip-flop for some applications. Instead, we can use the temporary storage of a capacitor. So, Fig. 3-b shows us a *dynamic* shift register. The capacitor will hold information for us for a reasonably short time, but eventually the leakage will get to us and destroy the information in the cell. Capacitor storage is much simpler and more economical than flip-flops as it usually uses the "free" capacitance found in normay strays. Most dynamic MOS shift registers will hold their information for UP TO one-tenth of a second. Should you fail to clock them in that time, the information is lost.

So, if you are only going to keep your information in your shift register for under a fraction of a second before finally using it, it doesn't matter whether you use a static or a dynamic register. The trouble is that most applications call for data to be reused or held longer than a fraction of a second. So, if you are to use the cheaper, denser dynamic shift registers, you have to move or *refresh* the data a minimum of several dozen times a second. One way to handle the moving of data is to march the information completely once around at least several dozen times per second. In a computer terminal or TV Typewriter, recirculation at the 60 hertz vertical rate is one good approach.

Figure 3-c shows an interesting compromise between static and dynamic registers. Here, we use a capacitor for the temporary storage and a flip-flop for the final storage. This is a compromise that gives us static performance at slightly over half the normal cost. Strictly speaking, this is called a *quasi-static* operation, but practically all the "static" MOS registers use this technique. There is only one restriction, the clock line must remain in a specified level during the static part of the operation, and there is a *maximum* allowable clock pulse width during the dynamic transfer process.

Interface

Most of the long MOS registers will interface with TTL, DTL, and RTL, but most often a few resistors are needed. You have to read the data sheets very carefully. Unless the data sheet specifically states otherwise, the clock lines are NOT compatible with TTL and take special drive circuitry. More on this in just a bit. Remember that the inputs, enables, recirculates, and output pins can be made TTL compatible, but the clock almost always takes special circuitry.

There are lots of different MOS technologies, and each takes one of the interface circuits shown in Fig. 4. You can usually tell the technology by the supply voltage used or recommended.

If the supplies are ±15 volts, chances are it is a *metal gate* or *high threshold P channel device*. These are the oldest MOS integrated circuits and the hardest to interface. To drive them, you need an *open circuit* TTL logic block that can withstand 15 volts. Suitable devices are the 7406 and 7416. A pull-up resistor is provided to produce the ground and ±15-volt logic inputs. Two resistors are normally used in going from the MOS to TTL, one down to −15 to provide the −1.6 mA needed for a TTL "0", and one series resistor to limit the positive swing to 5 volts or less.

Silicon gate circuits are presently the most common. They have a +5 and −12-volt supply. Usually a 2.2K pull-up resistor is recommended when they are driven by TTL, and their output drive capability depends on the particular output structure used. Often a single 6.8K resistor to −12 volts does the trick.

N-channel circuits often work with a single +5-volt supply and are directly TTL compatible without resistors on output and input. *CMOS* integrated circuits also work off a single +5- to +15-volt supply. At +5 volts, they are directly TTL compatible on an input, but may not have enough output drive current for regular TTL, so low-power TTL is often used as an output sense amplifier.

Its usually tricky to simultaneously drive another MOS stage along with TTL as the voltage and current swings don't usually work out too well. To get around this, you usually run through a single TTL inverter and use its output to drive the MOS following.

Clocks

More problems happen with long shift registers over clocks and clocking than over any other single difficulty. First and foremost, consult the individual data sheets for the device you are going to use. Unless it specifically says so otherwise (boldly and in large print!), the clock lines are not compatible with TTL. Usually the clock lines need almost the entire supply swing, such as a 16- or 17-volt swing for a silicon gate circuit on +5-, −12-volt power supplies. Further, what-



FIG. 2—RECIRCULATING SHIFT REGISTER. Data can be fed from the output to the input.

TABLE I

A FEW OF THE MORE POPULAR LONG MOS SHIFT REGISTERS

ELECTRONIC ARRAYS:

EA1003 Dual 32, static, rec.
EA1004 Dual 100, static
EA1007 Dual 32, static
EA1200 Quad 32, dynamic
EA1203 Variable 1-64 dynamic
EA1210 Dual 526 dynamic
EA1212 Single 512 Dynamic

FAIRCHILD:

3325 Quad 64, Dynamic
3330 480 Bit, Dynamic
3342 Quad 64, Static
3343 Dual 128, Static
3346 Dual 144, Static
3383 Single 256, Dynamic

INTEL:

1402 Quad 256, Dyn, Mpx.
1403 Dual 512, Dyn, Mpx.
1404 Single 1024, Dyn, Mpx.
1405 Single 512, Dyn, Recirc.
1506 Dual 100 dynamic
2401 2048 dynamic, recirc.
2405 1024 dynamic, recirc.

MOSTEK:

MK1002 Dual 128, Static
MK1007 4 x 80, dynamic

MOTOROLA

MC1141G Triple 66 dynamic
MC1142G Single 200 dynamic
MC1160G dual 100 dynamic
MC1161G Dual 50 bit static
MC2360G Dual 100 Static
MC2361G Dual 128 Static
MC2362G Dual 250 Static
MC2363G Dual 256 Static
MC2380G Dual 100 dynamic

NATIONAL:

MM400 Dual 25 Dynamic
MM402 Dual 50 Dynamic
MM406 Dual 100 Dynamic
MM4001 Dual 64 Dynamic
MM4006 Dual 100 Dynamic
MM4012 Dual 256 Dynamic
MM4013 Single 512, dyn, rec.
MM4105 Quad 64, static
MM5054 Dual 64/72/80 static

SIGNETICS:

2505 Single 512 dyn, rec.
2506 Dual 100, dynamic
2509 Dual 50 Static
2510 Dual 100 Static
2511 Dual 200 Static
2512 Single 1024, dyn, rec.
2518 Hex 32, static, rec.
2519 Hex 40, static, rec.
2521 Dual 128, static
2522 Dual 128, static
2524 Single 512, dyn, rec.
2525 Single 1024, dyn, rec.
2527 Dual 256 static
2528 Dual 250 Static
2529 Dual 240 Static
2532 Quad 80 static
2533 1024 static, rec.

TEXAS INSTRUMENTS:

TMS3000 Dual 25 static
TMS3001 Dual 32 static
TMS3002 Dual 50 static
TMS3012 Dual 128, stat, rec.
TMS3102 Dual 80, static
TMS3112 Hex 32, static, rec.
TMS3113 Dual 133 static, rec.
TMS3304 Triple 66, dynamic
TMS3309 Dual 512, dynamic
TMS3314 Triple 60+4 dynamic
TMS3412 Single 1024 Dynamic

TABLE II

SOME LONG MOS SHIFT REGISTER SOURCES

ELECTRONIC ARRAYS INC.
501 Ellis Street
Mountain View, California 94040

FAIRCHILD SEMICONDUCTOR
464 Ellis Street
Mountain View, California 94040

INTEL CORPORATION
3065 Bowers Avenue
Santa Clara, California 95051

MOSTEK
1215 West Crosby Road
Carrolton, Texas 75006

MOTOROLA SEMICONDUCTOR
Box 20912
Phoenix, Arizona 85036

NATIONAL SEMICONDUCTOR
2900 Semiconductor Drive
Santa Clara, California 95051

SIGNETICS
811 East Arques Avenue
Sunnyvale, California 94086

TEXAS INSTRUMENTS
Box 5012
Dallas, Texas 75222

ever is driving the clock has to drive a bunch of internal switches in a long register, so the clock line capacitance may be several hundred picofarads. Since you need sharp rise and fall times on the clock, it usually takes a special circuit called a *clock driver* to get the job done, as the peak currents involved in charging and discharging the clock line capacitances may be several hundred milliamperes or more. Except for the simplest circuits, a push-pull "totem pole" drive circuit is needed, and a small current limiting resistor (usually 10 ohms) must be provided between the registers and clock lines to prevent short circuit damages and risetimes that raise havoc with the supply lines and decoupling. The clocks must NEVER be allowed to "overshoot" and exceed the positive supply voltage, even briefly for this will destroy or selectively change the information in the register. Clocks must be the proper widths and must not overlap. Where two clocks are used, the "daylight" or space between them is just as important as their widths.

As a general rule, always use clock widths near the *minimum* called for on the data sheets. With most registers, the wider the clock pulses, the more the supply current, and the hotter the IC runs, leading to potential temperature and bit pattern sensitivity problems. Clock widths should be precisely derived from system timing instead of randomly adjusted through monostables or half-monostable pulse shapers, since the position and widths can be quite critical.

On your first design with a new long MOS register, you also have to watch for the number of clocks needed per cycle. Generally static registers need a single clock and each clock pulse advances the information one stage. Static registers are also usually much easier to drive on their clock lines.

Most dynamic registers have two clock lines and need two clock drivers. One clock is the *input* clock; one is the *output* clock. A *pair* of clock pulses is needed to advance the information one stage.

Finally, there are a few dynamic *multiplexed* registers such as the *Intel* 1402, 1403, and 1404. These are tricky and hard to use. They contain *two* internal shift registers with a *common* input and output. What is an input clock for one side is the output clock for the other half and vice versa. The data *externally* appears to travel one stage *per* clock pulse, although a *pair* of clock pulses is needed to *complete* each transfer operation. If you are not very careful, you can end up one clock pulse short or long of what you really need, and change the effective register length.

Note that any of these devices can have the clocks spaced out in time. They need not be continuous. They can be in bursts or random, so long as you don't exceed the minimum clock width and "daylight" spacing, and so long as you don't wait longer than the dropout time on a dynamic register. Outside of the capacitance you may have to charge and discharge rapidly, *all* of the inputs on any MOS integrated circuit are essentially open circuits and neither source nor sink current.



(a)



(b)



(c)







FIG. 3 (top of page)—STATIC shift register. b) DYNAMIC shift register. c) QUASI-STATIC shift register.

FIG. 4 (bottom of page)—INTERFACING DIFFERENT MOS logic with TTL gates. The type of MOS logic can be identified by the supply requirements.

Enables

An *enable* pin lets you combine either the outputs or inputs of a shift register group without using any fancy selector switches or external logic. Output enables are sometimes called *read enables*. You can combine memories simply by shorting all the outputs together provided you enable only one circuit at a time. Two common types of enables are the *open collector* and the *tri-state*. The latter provides a "1", a "0", or a high-impedance open circuit on command. Write enables also exist, but only on a few of the long registers.

Applications

We only have enough room to quickly run down some obvious applications of long shift registers. Two important ones were shown in the TV Typewriter story (**Radio-Electronics,** September 1973). Six recirculating 512-bit registers were used as a main memory character store and a final hex 32-bit shift register was used as a line register needed for formatting the dot matrix characters.

Pocket calculators and computers use long shift registers for number and program storage. Often, they are combined with internal multiplexing, calculation, and control circuitry into a single package.

Some music synthesizers use long shift registers as tune computers or composer storage. Several far out tricks that can be done with them is the separation of pitch and tempo, and the ability to play an upside down scale, or a reversed or backwards score. To reverse a shift register, you simply run it ahead N-1 clock pulses as fast as you can go. For instance, a 512-bit shift register can be clocked ahead 511 bits in well under a millisecond, and it appears to have backed up one slot at the end of the burst.

Long shift registers are ideal for sequence generation of noise that repeats for cryptography, computer security, music, and audio testing applications.

Long shift registers make good *buffers* or *data concentrators*. Input information can be loaded into a shift register at a random, slow, or asynchronous outside-world rate and then transferred to the rest of your circuit later on synchronously at high speed.

You can build an electrically variable delay line out of long shift registers. The clocking controls the delay time independently of the input data frequencies. You can get a delay to risetime ratio of 500:1 out of a 1024-bit register, something that's hard to do with analog delay lines. Speech compression (for talking book tapes and records), vibrato (for music synthesizers), and spectrum translation are three typical use examples.

In fancier circuits, shift registers are used as the key element in digital filters,

(continued on page 97)

New Concepts In FM Tuner Designs

New innovations in tuner design have come to light in recent years. These innovations include new frequency synthesis techniques, tuning indicators, noise blanking circuits and phase-locked-loop arrangements. Here's what these innovations can mean to you.

by LEN FELDMAN
CONTRIBUTING HIGH-FIDELITY EDITOR

THE PERFORMANCE LEVEL OF THE TYPical all-in-one stereo hi-fi component receiver has improved remarkably over the last few years. Circuit refinements have been applied to both the amplifier sections and the FM tuner sections of the one-piece receiver, so that each of these sections now outperforms some of the better separate tuners and amplifiers of earlier years. There are receivers which boast continuous power outputs of 100 watts per channel and more at less than 0.1% total harmonic distortion—specifications previously associated only with separate integrated amplifiers or even separate basic power amplifiers. As for FM performance, it is not unusual to find integrated stereo FM receivers which offer ultimate signal-to-noise ratios well above 70 dB, distortion levels (even at 100% modulation) of below 0.25%, and stereo separation capabilities of well over 40-dB at mid-frequencies and better than 30-dB over the entire audio range.

To "justify" the continued existence of the "separate" FM tuner, manufacturers of these relatively high-priced components have had to seek and develop improvements which extend beyond the commonly reported performance specifications and which offer operating convenience and simplicity to the prospective buyer that are not available in the popular all-in-one receiver component format. Typical of this new breed of FM tuner is Kenwood's new Model 700-T Frequency Synthesizing Tuner, shown in Fig. 1.

FIG. 1—THE KENWOOD 700-T frequency synthesizing tuner.

Tuning accuracy and distortion

Even the very best FM tuner which boasts low, low distortion can deliver its lowest THD figures only when the tuned circuits in the front end are precisely tuned to the center frequency of the desired station signal. Typical values of distortion introduced by even minimal mis-tuning of frequency are illustrated in the graph of Fig. 2. As this graph illustrates, a mis-tuning of as little as 50 kHz can increase distortion in the output from 0.13% to 0.45% for monophonic signals. In stereo FM, the degradation of audio purity can be even greater.

Conventional tuners and receivers generally use center-of-channel tuning meters or other idicators as tuning aids. Often, such indicators are simply dc voltmeters hooked up to the take-off point of the FM ratio detector. In a properly aligned FM tuner, proper tuning should result in zero dc voltage at this point and the meter pointer is then centered. Even slight misalignment of the ratio detector or other tuned circuits in the i.f. section of the tuner can cause the meter pointer to swing left or right of center and the user, relying upon this indication, would then deliberately mistune the set until the pointer returned to its mid-point. Even in a perfecly aligned system, detector bandwidth on modern tuners is so great that the tuning meter's range, from end to end, must extend over several hundred kHz, making the exact "center point" rather difficult to determine visually.



FIG. 2 — DISTORTION INCREASES RAPIDLY as FM station is detuned from exact center frequency.

Frequency synthesizing

The idea of using a frequency synthesizing circuit for accurate FM tuning is not new. It first appeared in a consumer type tuner a few years ago when the Heath AJ-1510 tuner was introduced. That tuner was tuned with keyboard push-buttons and, therefore, required a great amount of digital circuitry beyond the relatively simple requirements of frequency synthesis. In addition, the AJ-1510 tuner displayed tuned frequencies on digital read-out tubes, which also required a fair amount of digital drive circuitry.

Kenwood engineers, in designing the new 700-T decided that audiophiles

try this

PENCIL IRON REPAIR

Has that small pencil iron fallen off of the workbench for the last time, its plastic socket container broken and the shell socket is exposed? If so, it probably looks like the "before" photo.

Don't throw this pencil iron holder away. Take a tube of silicone rubber bath tub seal, which can be purchased



BEFORE



AFTER

at drug and hardware stores, and repair it. Remove the soldering iron tip and center the socket into the broken plastic piece. Pour or squirt the rubber cement around the socket. Level or bevel off the excess rubber silicone cement and insert retainer ring. See "after" photo. Let the mixture set up for twenty-four hours. You now have a new soldering iron holder that bounces when it is dropped upon the floor.—*Homer L. Davidson*

SILVERTONE COLOR SETS

When servicing many of these sets, you have to pull the chassis to adjust the reactance or color oscillator coils. The standard alignment tool is just too long.

To alleviate this problem, cut the plastic alignment tool in half. Shortened, it is easy to insert and saves broken coils and slugs.—*Andrew M. Hejnar* **R-E**

NEW CB RULES ARE COMING

There are more channels being added to the CB band and some complications too. To keep up with the new FCC rulings and to find out how they affect you, don't miss the January 1975 issue of Radio-Electronics. It goes on sale December 19.

AUDIO FEEDBACK CIRCUITS

(continued from page 87)

Both the boost and cut circuits are in the operational amplifier circuit and Equation 10 does apply. Converting R1, R3 and R1 mathematically from a "tee" to a "delta" configuration to facilitate analysis, will yield a corner boost frequency at f_{obb} and a corner cut frequency at f_{obc}. They are both equal to $1/6.28C5\ (R1 + 2R4)$.

The intermediate settings of the control will yield intermediate amounts of treble boost and cut. As was the case with the bass control, the corner frequency is shifted away from the center frequency when less boost or cut is required at the upper ends of the band. The setting of the control will not affect the center or low frequency regions of the band.

The value of C5 was set at about 100-pF, so it would not load the input circuit excessively and yet be large enough not to be affected by stray capacitances in the circuit.

f_{obb} was chosen for about 16 dB of boost at 10,000 Hz. An approximate curve used to determine the corner frequency is shown in Fig. 9. At the maximum setting of the control, $f_{obc} = f_{obb} = 1.5$ kHz. Since R1 and C5 are already known, R_i is calculated to be about 500,000 ohms.

R5 must be made as small as practical when compared to the reactance of C5 at the highest audio frequency that must be boosted. A 500,000-ohm linear center-tapped potentiometer was found to be satisfactory.

A low-gain amplifier or lower impedance bipolar transistor are frequently used in the feedback tone control circuit in place of the JFET. As these components cause the operational amplifier to differ radically from the ideal, the components must change from the calculated values to produce results similar to those outlined above. The circuit should be designed in the laboratory in this case. Since the function of each component has been detailed, the effects of changing a component is known and the design procedure does not have to be haphazard.

A complete tone control circuit has been drawn in Fig. 10 showing the bass and treble controls. The following factors affecting the various functions of the control should be noted.

The amount of boost and cut produced by the treble control is affected by R4 and C5. Make either component larger if more treble action is required. To a lesser degree, increasing R1 increase the amount of treble boost, while increasing R3 affects the size of the treble cut.

As for the bass circuit, C3 and R3 must be increased to further emphasize the boost while C2 and R1 must be increased to accentuate the cut. **R-E**

MOS SHIFT REGISTERS

(continued from page 62)

correlators, and Fourier series calculators. And, as a final and obvious application, shift registers are being used to replace magnetic discs as medium-speed, high-density storage systems for computers. These are often called *silicon disc* files.

Getting started

If you are new to shift registers, pick up a few of the bargain surplus units and try experimenting with them. You'll get best results if you stick with the static units at first and avoid the older metal gate ±15 volt circuits as they are hard to interface. Remember to pick up several units at once if you are buying seconds. Above all, have the exact data sheet on hand, and if possible, some application notes as well. Be sure to have your power supplies well decoupled and regulated and make sure your clock lines and drivers *exactly* meet the specified requirements. Keep your clock pulse widths down around the minimum recommended values to minimize internal heating and try to derive the clock widths and spacing from digital logic and timing rather than using adjustable monostable delays. **R-E**