

THE MAGAZINE FOR NEW IDEAS IN ELECTRONICS

punch up your CB PERFORMANCE

know about SWR

from our lab
2 HI-FI TESTS
of new gear

use IC's

OVERSPEED ALARMS

Positioning Hole

Positioning

Tape Type Identification

build your own

DIGI-COLOR-ORGAN

add dancing lights

ready now
AM STEREO
broadcasting

how they work

CB SYNTHESIZERS

use fewer crystals

new tape format "ELCASET" for hi-fi


## **PLUS**

\* Komputer Korner

Brainwave Monitor

Delayed Sweep Scopes


Jack Darr's Service Clinic





# The IMSAI 8080.

# A commercial yet personally affordable computer.



If you thought you could never afford a computer at home, think again. The IMSAI 8080 is built for rugged industrial performance. Yet its prices are competitive with Altair's hobbyist kit. Fully assembled, the 8080 is \$931. Unassembled, it's \$599.

The IMSAI 8080 is made for commercial users, and it looks it. Inside and out. The cabinet is attractive, heavy gauge aluminum. The heavy duty lucite front panel has an extra 8 program controlled LED's. It plugs directly into the Mother Board without a wire harness. And rugged commercial grade paddle switches are backed up by reliable debouncing circuits.

The system is optionally expandable to a substantial system with 22 slots in a single printed circuit board. And the durable card cage is made of commercial-grade anodized aluminum.

The IMSAI 8080 power supply produces a true 28 amp current, enough to power a full system. You can expand to a powerful system with 64K of software protectable memory plus an intelligent floppy disk controller. You can add an audio tape cassette input device, a printer plus a video terminal and a teletype. And these peripherals will function with an 8-level priority interrupt system. BASIC software is available in 4K, 8K and 12K.

Get a complete illustrated brochure describing the IMSAI 8080, options, peripherals, software, prices and specifications. Send one dollar to cover handling to IMS. The IMSAI 8080. From the same technology that developed the HYPERCUBE Computer architecture and Intelligent Disk systems.

Dealer inquiries invited.

IMS

IMS Associates, Inc. 14860 Wicks Boulevard San Leandro, CA 94577 (415) 483-2093

Dept. RE-10

## KOMPUTER KORNER

JONATHAN A. TITUS, PETER R. RONY AND DAVID G. LARSEN\*

#### 0000PS!

The Komputer Korner that appeared in the July 1976 issue was mistakenly credited to Jonathan A. Titus, Peter R. Rony and David G. Larsen.

We would like to extend our deepest apologies to Tim Barry. He, in fact, actually authored that column.

WHEN DATA IS TRANSMITTED BETWEEN A microcomputer and an input/output device, three actions must simultaneously occur:

 The microcomputer must select the specific input/output device that will either receive or transmit eight bits of data.

The microcomputer must indicate to the specific input/output device when the bidirectional data bus is available for data transmission.


 The data must be transmitted between the microcomputer and the input/output device in a very short period of time, typically of the order of microseconds.

In preceding columns, we have discussed accumulator I/O, in which data is exchanged between the accumulator and an external I/O device. There is a significant disadvantage associated with such an interfacing technique: there exists only a single origin or destination for data. A typical microprocessor chip, such as the Intel 8080, has in addition to the accumulator a variety of internal generalpurpose registers that can exchange information with memory. These registers include the B, C, D, H and L registers, each of which is an 8-bit register. From a programming standpoint, it would be very useful to be able to exchange data between any of these registers and any external I/O device. This is the subject of this month's column.

If you desire to exchange data between a general purpose register and an external I/O device, you employ an exciting interfacing technique called memory I/O or memory mapped I/O. The basic gimmick behind this technique is quite simple: you treat the input/output device as if it were one or more memory locations. By doing so, you provide yourself with the opportunity to employ memory instructions in the 8080 microprocessor instruction set. These instructions transfer data between registers and memory locations.

The differences between accumulator I/O and memory I/O can be best understood

\* Mr. Titus is president of Tychon, Inc., a microcomputer consulting firm in Blacksburg, Virginia. Dr. Rony, Department of Chemical Engineering, and Mr. Larsen, Department of Chemistry, are with the Virginia Polytechnic Institute & State University.



with the aid of a specific example of an interface between an 8080-based microcomputer and an external I/O device. In this case, the "device" is the Intel 8255 programmable peripheral interface (PPI) integrated circuit. This IC has 24 I/O pins that are shown as PA, PB, and PC in either Fig. 1 or Fig. 2. These pins can be wired directly to any digital device that has TTL-compatible signals

An 8255 IC appears to an 8-bit microcomputer as either four different external I/O devices or else four different memory locations. Within the IC there are four 8-bit registers that are addressed by the microcomputer:

 Port A—an 8-bit port that can be configured as either an input port, an output port, or a bidirectional I/O port.

 Port B—an 8-bit port that can be configured as either an input or output port.

 Port C—an 8-bit port that can be configured as an input or output port or a pair of control ports one for port A and the other for port B

 An internal 8-bit control register that determines the specific I/O continued on page 24 configuration of the 8255 IC and can be altered at any time by the microcomputer.

As can be seen in Figs. 1 and 2, the 8255 IC contains, in addition to the three I/O ports, an 8-bit bidirectional data bus (D0 through D7) that communicates directly with the 8080 IC; six control inputs—CS, A1, A0, RD, WR, reset, and two power inputs.

#### Accumulator I/O


In accumulator I/O, you employ the  $\overline{I/O~R}$  and  $\overline{I/O~W}$  function pulses to read from and write into the 8255 chip. The IC is addressed with the aid of bits A0 through A7 (or A8 through A15) on the 16-bit memory address bus of the 8080 microprocessor. In Fig. 1, we use A7 as the IC-select input and A0 and A1 to select one of the four different registers present within the IC. For example, the following program writes information from the 8080 IC into port A.

323<sub>8</sub> Enable the register for port A and allow it to accept data from the accumulator register

200<sub>8</sub> Device code for port A

The port is treated as an I/O device and an accumulator I/O instruction, 323<sub>8</sub>, is used. A simple change in the control register will turn port A into an input port and permit the use of the program to read information into the 8080 IC from port A.

333<sub>8</sub> Enable the register for port A and allow it to send data



to the accumulator register

200<sub>8</sub> Device code for port A

#### Memory I/O

In memory I/O, the MEMR and MEMW memory read/write function pulses are used to exchange data between the internal registers within the 8080 IC and the 8255 registers.¹ The entire 16-bit memory-address bus can be used to address the IC. As shown in Fig. 2, bit A-15 is used as the IC-select input and bits A0 and A1 as the register-select inputs. To output data from register B to port A, the following program can be used:

041<sub>8</sub> Set the 16-bit memory address pointer register within the 8080 microprocessor chip to the memory address of port A

160<sub>8</sub> Move the contents of register B to port A

Once port A has been selected, you can successively output data from other registers in the 8080 microprocessor:

161<sub>8</sub> Move the contents of register C to port A

162<sub>8</sub> Move the contents of register D to port A

163<sub>8</sub> Move the contents of register E to port A


Move the contents of the accumulator to port A

Each additional transfer of data requires only 2-ms execution time, which is quite a bit faster than the 5 ms required for successive accumulator I/O data.

We have demonstrated that both the accumulator I/O and the memory I/O techniques are applicable to the 8255 IC. The specific application will determine the best

continued on page 26

## CB testing just became a snap.



Hickok Model 388X features a precision temperature compensated crystal oscillator with 1 ppm accuracy.

## Now one unit does it all.

Hook our versatile Model 388 in line with your transmitter and instant digital readouts of a transmitter's four most important operating parameters are a turn of a switch away.

A front-panel AM Monitor Output makes scope display of modulation easy. A pushbutton selects front panel or in-line frequency input. And changing to 12V operation is easy, too.

Get your hands on the new Hickok Model 388 CB In-Line Tester. We're betting you can't let go.

The Hickok Model 388 CB In-Line Tester is one element of the modular Hickok CommLine. To put together the CommLine system that's right for you,

tálk to your Hickok distributor.

CommLine

## HICKOK

#### the value innovator

INSTRUMENTATION & CONTROLS DIVISION THE HICKOK ELECTRICAL INSTRUMENT CO 10514 Dupont Avenue • Cleveland, Ohio 44108 (216) 541-8060 • TWX 810-421-8286

continued from page 24

I/O technique. In some cases, accumulator I/O is best; in others, memory I/O simplifies programming and speeds the transfer of large quantities of data to or from memory. It should be noted that some microprocessors only permit memory I/O interfacing techniques. Such IC's frequently possess special memory addressing instructions that speed execution time for memory I/O addressing.

The principal advantage of the 8255 IC is not in programming or execution time, but rather in the ease of wiring of an interface to an external I/O device such as an analog-todigital converter, a digital-to-analog converter, a digital panel meter, or a digital multimeter. No flip-flops, decoders, or gates are required for the interface; they are all contained within the 8255 IC. In most cases, only SN7404 inverters may be needed to match logic levels between port C, which is usually employed as a control port, and the control pins on the external digital I/O device. It is possible that in the future manufacturers of these semiconductor devices will provide I/O interfaces that will permit a digital instrument to be tied directly to a programmable peripheral interface IC. R-E

 $^{1}$  The accumulator I/O pulse abbreviations, I/O R, I/O W, MEMR, and MEMW are those used by the Intel Corporation, Santa Clara, California. I/O R and I/O W respectively correspond to IN and OUT, which we have used in preceding columns.



TIM BARRY

NOW THAT WE HAVE HAD SOME ARTICLES INTROducing the basic 8080 hardware features, we can begin to study its instruction set and programming characteristics. This is the first of three columns in which we will present some of the basic concepts of all computer instruction sets. These concepts will then be illustrated with the 8080 microprocessor.

The instruction sets of all general purpose computers can be broadly divided into four groups:

- 1. Data Transfer Instructions
- 2. Arithmetic/Logic Instructions
- 3. Control Transfer Instructions
- 4. Processor Control Instructions

Each of these general groups can then be broken down into sub-groups based upon the architecture of the processor being used. This month we will look at the data transfer instructions and their operation.

#### Data transfer instructions

Instructions that are used to transfer data from one location in the computer to another without modifying it are all considered to be members of this group. The versatility of a computer's instruction set is directly related to the number of direct data-transfers that can be performed; the more direct datatransfers possible, the easier the computer

When analyzing a computer's data transfer instructions, it is useful to think of the entire computer as a collection of data resources. A data resource is considered to be any register, memory location, or I/O device. A data resource whose contents can be moved by a data transfer instruction is considered to be a data source. A data resource that can receive the data transferred by a data transfer instruction is considered to be a data destination. In most computers, any given data resource can be either a data source or a data destination depending upon the instruction being executed. The exception to this occurs with the I/O devices. An I/O device is generally only a data source or a data destination. Thus, an I/O address used for both read and write operations with the same device will probably be communicating with two physically different registers. For example, if you have your teletypewriter hooked up to input port 10 and output port 10, input port 10 would be the data source and output port 10 would be the data destination.

#### Data transfer notation

When examining a computer's data transfer instructions, we will use a notation designed to illustrate the action performed by the transfers. These notations are defined here and they will be used from now on whenever we need to illustrate a data trans-

Notation	Meaning
$\leftrightarrow$	Data transfer
	Data exchange
()	Contents of a
[Addr]	data source
	Memory location
	addressed by Addr
	continued on page 28



#### KOMPUTER KORNER

continued from page 26

([Addr])

Contents of memory location addressed by Addr

The following are some examples of how the above notations would be used and their meaning:

 $(A) \rightarrow B$ 

would denote a transfer of the contents of A into

B.

 $(A) \longleftrightarrow (B)$ 

would denote an exchange of the contents of A and

(A) → [100] would denote a

 $([100]) \rightarrow A$ 

would denote a transfer of the contents of memory location 100 into A.

contents of A into

memory at location

transfer of the

#### 8080 data resources

Data transfer instructions in the 8080 may use any of the following data resources as either data sources or data destinations:

 An 8-bit register (A, B, C, D, E, H, L)

2. A 16-bit register or register pair (BC, DE, HL, PSW, SP, PC)

 A memory location addressed by a 16-bit immediate address or a 16-bit register

Immediate data
 An I/O device

In the presentation of the 8080 instructions we will use the following notations to repre-

sent these data resources: Symbol Data resource

S An 8-bit register (A, B, or D C, D, E, H, or L)

or D C, D, E, H, or L)

M The contents of memory
as addressed by the

HL register pair RP One of the 16-bit registers BC, DE, HL,

or SP

RS One of the 16-bit registers BC, DE, HL, or PSW, where PSW is composed of A and the processor flags

RD One of the 16-bit registers BC or DE

Addr A 16-bit memory address
IO An 8-bit I/O address
D8 8-bit immediate data

D16 8-bit immediate data

In addition, some instructions will make reference to specific 8080 registers. These will be pointed out as required. All instructions introduced in the following sections will be presented using the standard mnemonics introduced by Intel Corporation when they first released the 8080. The number in parenthesis next to the instruction is the number of bytes of memory occupied by the instruction. Thus MVI D,D8(2) would be the mnemonic representing the two-byte instruction used to transfer an immediate data value consisting of 8 bits into one of the 8-bit destination registers (A, B, C, D, E, H, or L).

#### Register to register data transfers

The first group of data transfer instructions we will consider are those that use internal processor registers as both the data source and data destination. The 8080 allows us to transfer the contents of any 8-bit register into any other 8-bit register. In addition, there are a limited number of transfers that use the 16-bit registers. The following are the register-to-register-data transfer instructions listed by their mnemonics (in bold type), the operation performed in transfer notation and the meaning of the instruction.

MOV D,S(1)

Operation performed: (S)  $\rightarrow$  D The contents of the source register are transferred into the destination register.

XCHG(1)

Operation performed: (HL)  $\leftrightarrow$  (DE) The contents of the HL register are exchanged with the contents of the DE register.

PCHL(1)

Operation performed: (HL)  $\rightarrow$  PC The contents of the HL register are transferred into the program counter.

SPHL(1)

Operation performed: (HL) → SP The contents of the HL register are transferred into the stack pointer.

#### Memory data transfers

This class of instruction uses an internal register or register pair as one data source or continued on page 30

Without our software, we're just another flasher.



Let's face it. No microcomputer is worth a dime if you can't make it work. Even E&L's Mini-Microdesigner would be just a "light flasher" if it weren't for our software system.

But the fact is that our tutorial software is the best in the business. Not just a pathetic rehash of chip manufacturers' specifications. But a clearly written, step-by-step instruction that teaches you all about the microcomputer. How to program it. How to interface it. How to expand it.

The teaching material is written by Rony/Larsen/Titus (authors of the famous Bugbooks). It's called Bugbook V. And it teaches through experiments designed specifically to get you up to speed on our Mini-Microcomputer (MMD-1). And you don't need any prior knowledge of digital electronics!

The best news? E&L's MMD-1 costs only \$380 in kit form, including all software and teaching material. Send your check or Money Order today (or complete BankAmericard/Master Charge information). We'll pay shipping charges anywhere in continental U.S.

#### CIRCUIT DESIGN, INC.

Division of E&L Instruments, P.O. Box 24, Shelton, Conn. 06484

I believe you, I am ready to order at \$380.00 for the MMD-1 Kit, Enclosed find my Check Money Order or charge information for BankAmericard or Master Charge (Make sure you sign the order blank)

A Total Color Service			
Name:			
Address:_			
City:	State:	Zip Code:	

Signature:

Circuit Design will prepay shipping charges anywhere in the US. Contact the factory for additional charges elsewhere.

PS: If you want an assembled and tested unit order the MMD-1/A at \$540.00.









#### KOMPUTER KORNER

continued from page 28

destination and a memory location or locations as the other.

#### LDA Addr(3)

Operation performed: ([Addr]) → A The contents of memory as addressed by the 16-bit address included with the instruction are transferred into the A register.

#### STA Addr(3)

Operation performed: (A) → [Addr] The contents of the A register are transferred into the memory location specified by the 16-bit address included with the instruction.

#### LHLD Addr(3)

Operation performed: ([Addr]) → L,  $([Addr + 1]) \rightarrow H$ 

The contents of memory as addressed by the 16-bit address included with the instruction are transferred into the L. register. The contents of memory at Addr+1 are transferred into the H register.

#### SHLD Addr(3)

Operation performed:  $(L) \rightarrow [Addr]$ ,  $(H) \mapsto [Addr]$ 

The contents of the L register are transferred into the memory location specified by the 16-bit address included with the instruction. The contents of the L register are transferred into memory at Addr+1.

#### MOV D,M(1)

Operation Performed: ([HL]) → D The contents of the memory location whose address is specified by the HL register pair is transferred into the destination register.

#### MOV M,S(1)

Operation Performed: (S)  $\rightarrow$  [HL] The contents of the source register are transferred into the memory location whose address is specified by the HL register pair.

#### LDAX RD(1)

Operation Performed: ([RD])  $\rightarrow$  A The contents of the memory location whose address is specified by the register pair is transferred into the A register.

#### STAX RD(1)

Operation Performed:  $(A) \rightarrow [RD]$ The contents of the A register are transferred into memory at the address specified by the register pair.

Operation Performed: ([SP])  $\mapsto$  RS<sub>L</sub>,  $([SP+1]) \rightarrow RS_H$  $(SP) + 2 \longrightarrow SP$ 

The contents of the memory location addressed by the stack pointer are transferred into the low-order register of the register pair (ie., C, E, L or A). The stack pointer is incremented and the contents of the memory location now addressed are then transferred into the high-order register of the register pair (ie., B, D, H or Flags). The stack pointer is then incremented again.

#### PUSH RS(1)

Operation Performed:  $(RS_H) \rightarrow [SP-1]$ ,  $(RS_L) \rightarrow [SP-2]$  $(SP)-2 \rightarrow SP$ 

The stack pointer is decremented by one. The contents of the high-order register of the register pair are then transferred into the memory location whose address is specified by the stack pointer. The stack pointer is then again decremented by one and the contents of the low-order register of the register pair are then transferred into the memory location now addressed by the stack pointer.

#### XTHL(1)

Operation Performed:  $(HL) \leftrightarrow ([SP])$ The contents of the HL register pair are exchanged with the contents of the top (last entered) elements in memory as addressed by the stack pointer.

#### Immediate data transfers

Immediate data transfers use data that is included with the instruction as the data source and an internal register, register pair or memory location as the data destination. By "included with the instruction", we mean data that is located in the memory location(s) immediately following the instruction. (Using this definition, the addresses included with some of the memory data transfers could be considered to be immediate addresses.)

#### MVI D.D8(2)

Operation Performed: D8 → D The 8-bit immediate data is transferred into the destination register.

#### MVI M,D8(2)

Operation Performed: D8 → [HL] The 8-bit immediate data is transferred into memory at the address specified by the HL register pair.

### LXI RP,D16(3)

Operation Performed: D16 → RP The 16-bit immediate data is transferred into the selected register pair.

#### I/O data transfers

I/O data transfers use input devices addressed by an I/O address as data sources and output devices addressed by I/O addresses as data destinations. As mentioned earlier, most individual I/O devices are either a data source or a data destination.

Operation Performed: (IO)  $\rightarrow$  A The data byte supplied by the input device specified by the I/O address is transferred into the A register.

#### OUT IO(2)

Operation Performed: (A) → IO The contents of the A register are transferred to the output device specified by the I/O address.

#### Summary

The 8080 provides a large selection of data-transfer instructions for use in programming (97 unique machine codes). We will use these instructions to maneuver data and addresses around inside the computer.

In the next column in this series we will continue our discussion of instruction sets and the 8080 with a look at the important arithmetic/logic instructions.